

# Small-signal Field-effect Transistors

## DATA HANDBOOK

B | O | O | K | S | C | 0 | 7 | 1 | 9 | 9 | 4

Philips Semiconductors



# PHILIPS

## **QUALITY ASSURED**

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

## **PRODUCT SAFETY**

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

# Small-signal Field-effect transistors

## CONTENTS

	page
INDEX	3
SELECTION GUIDE	7
MARKING CODES	17
GENERAL	19
DEVICE DATA (in alphabetical sequence)	49
ACCESSORIES	769
PACKAGE OUTLINES	773
DATA HANDBOOK SYSTEM	783

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

**INDEX**

## Small-signal Field-effect Transistors

## Index

Types added to the range since the last issue of Handbook SC07 (1991 issue) are shown in bold print.

TYPE NUMBER	PAGE	TYPE NUMBER	PAGE	TYPE NUMBER	PAGE
BC264A	51	BF966S	143	BSD212	339
BC264B	51	BF980A	149	BSD213	339
BC264C	51	BF981	155	BSD214	339
BC264D	51	BF982	163	BSD215	339
BF245A	57	BF988	167	<b>BSD254</b>	343
BF245B	57	BF989	179	<b>BSD254A</b>	343
BF245C	57	BF990A	183	<b>BSD254AR</b>	343
BF246A	69	BF990AR	187	<b>BSJ108</b>	349
BF246B	69	BF991	189	<b>BSJ109</b>	349
BF246C	69	BF992	193	<b>BSJ110</b>	349
BF247A	69	BF992R	199	<b>BSN10</b>	353
BF247B	69	BF994S	201	<b>BSN10A</b>	353
BF247C	69	BF996S	205	<b>BSN12</b>	357
BF256A	71	BF997	209	<b>BSN12A</b>	357
BF256B	71	BF998	213	<b>BSN20</b>	359
BF256C	71	BF998R	223	<b>BSN22</b>	363
BF410A	83	BFR29	233	BSN204	365
BF410B	83	BFR30	241	BSN204A	365
BF410C	83	BFR31	241	BSN205	369
BF410D	83	BFR84	251	BSN205A	369
BF510	87	BFR200	257	BSN254	373
BF511	87	BFT46	261	BSN254A	373
BF512	87	<b>BFU308</b>	269	BSN274	377
BF513	87	<b>BFU309</b>	269	BSN274A	377
<b>BF545A</b>	93	<b>BFU310</b>	269	<b>BSN304</b>	383
<b>BF545B</b>	93	BFW10	281	<b>BSN304A</b>	383
<b>BF545C</b>	93	BFW11	281	<b>BSP89</b>	389
<b>BF556A</b>	105	BFW12	293	<b>BSP92</b>	393
<b>BF556B</b>	105	BFW13	293	BSP106	397
<b>BF556C</b>	105	BFW61	303	BSP107	405
<b>BF901</b>	113	BS107	305	BSP108	413
<b>BF901R</b>	113	BS107A	311	BSP110	417
<b>BF904</b>	117	<b>BS108</b>	315	BSP120	421
<b>BF904R</b>	117	BS170	317	BSP121	425
<b>BF908</b>	123	BS208	321	<b>BSP122</b>	431
<b>BF908R</b>	123	BS250	327	<b>BSP124</b>	433
BF960	129	BSD12	331	BSP126	439
BF964S	133	BSD22	335	<b>BSP127</b>	445
BF965	139				

## Small-signal Field-effect Transistors

## Index

TYPE NUMBER	PAGE	TYPE NUMBER	PAGE	TYPE NUMBER	PAGE
<b>BSP128</b>	447	BSV78	603	PN4391	689
<b>BSP130</b>	449	BSV79	603	PN4392	689
<b>BSP152</b>	455	BSV80	603	PN4393	689
BSP204	461	BSV81	611	<b>PN4416</b>	693
BSP204A	461	J108	617	<b>PN4416A</b>	693
BSP205	467	J109	617	PZFJ108	699
BSP206	471	J110	617	PZFJ109	699
BSP220	475	J111	621	PZFJ110	699
BSP225	481	J112	621	VN2406L	703
BSP254	487	J113	621	VN2410L	709
BSP254A	487	J174	625	2N4091	715
BSR56	493	J175	625	2N4092	715
BSR57	493	J176	625	2N4093	715
BSR58	493	J177	625	2N4220	719
BSS83	497	<b>J308</b>	629	2N4220A	719
BSS84	501	<b>J309</b>	629	2N4221	719
BSS87	505	<b>J310</b>	629	2N4221A	719
<b>BSS88</b>	509	PMBF107	639	2N4222	719
BSS89	511	PMBF170	645	2N4222A	719
BSS91	515	PMBF4391	649	2N4340	723
BSS92	519	PMBF4392	649	2N4391	727
BSS100	523	PMBF4393	649	2N4392	727
BSS123	527	<b>PMBF4416</b>	653	2N4393	727
BSS131	531	<b>PMBF4416A</b>	653	<b>2N4416</b>	731
BSS138	535	<b>PMBF5484</b>	659	<b>2N4416A</b>	731
BSS192	539	<b>PMBF5485</b>	659	2N4856	737
BST70A	545	<b>PMBF5486</b>	659	2N4857	737
BST72A	549	PMBFJ108	667	2N4858	737
BST74A	553	PMBFJ109	667	2N4859	737
BST76A	557	PMBFJ110	667	2N4860	737
BST78	561	PMBFJ111	671	2N4861	737
BST80	565	PMBFJ112	671	2N5116	741
BST82	569	PMBFJ113	671	2N5460	745
BST84	573	PMBFJ174	675	2N5461	745
BST86	577	PMBFJ175	675	2N5462	745
BST100	581	PMBFJ176	675	<b>2N5484</b>	749
BST110	585	PMBFJ177	675	<b>2N5485</b>	749
BST120	589	<b>PMBFJ308</b>	679	<b>2N5486</b>	749
BST122	593	<b>PMBFJ309</b>	679	2N7000	757
<b>BST124</b>	597	<b>PMBFJ310</b>	679	2N7002	763





## **SELECTION GUIDE**

**N-channel junction field-effect transistors, general purpose**

**N-channel junction field-effect transistors for differential amplifiers**

**N-channel junction field-effect transistors for switching**

**P-channel junction field-effect transistors for switching**

**N-channel single-gate MOS-FETs for switching**

**N-channel dual-gate MOS-FETs**

**N-channel vertical D-MOS-FETs for switching**

**P-channel vertical D-MOS-FETs for switching**

## Small-signal Field-effect Transistors

## Selection guide

## INTRODUCTION

The following tables represent our complete range of small-signal field-effect transistors, grouped according to main application area. Types added to the range since the last issue of Handbook SC07 (1991 issue) are shown in bold print.

## N-channel junction field-effect transistors, general purpose

TYPE NUMBER	ENVELOPE	$\pm V_{DS}$ (V)	CHARACTERISTICS					REMARKS	PAGE
			$I_G$ (mA)	$I_{DSS}$ min.-max. (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ min. f = 1 kHz (mS)	$C_{rs}$ (pF)		
BC264A BC264B BC264C BC264D	TO-92 var.	30	10	2 - 4.5 3.5 - 6.5 5 - 8 7 - 12	> 0.5	2.5 3 3.5 4	1.2	hi-fi amplifiers and AF equipment	51
BF245A BF245B BF245C	TO-92 var.	30	10	2 - 6.5 6 - 15 12 - 25	> 8	3 - 6.5	1.1	DC, LF and HF amplifiers	57
BF246A BF246B BF246C	TO-92 var.	25	10	30 - 80 60 - 140 110 - 250	0.6 - 14.5	8	3.5	VHF and UHF amplifiers; general purpose switching	69
BF247A BF247B BF247C	TO-92 var.	25	10	30 - 80 60 - 140 110 - 250	0.6 - 14.5	8	3.5	VHF and UHF amplifiers; general purpose switching	69
BF256A BF256B BF256C	TO-92 var.	30	10	3 - 70 6 - 13 11 - 18	7.5	4.5	0.7	VHF and UHF applications	71
BF410A BF410B BF410C BF410D	TO-92 var.	20 (note 1)	10	0.7 - 3 2.5 - 7 6 - 12 10 - 18	typ. 0.8 typ. 1.5 typ. 2.2 typ. 3	2.5 4 6 7	0.3	RF stages FM portables RF stages car radios RF stages mains radios mixer stages	83
BF510 BF511 BF512 BF513	SOT23	20 (note 1)	10	0.7 - 3 2.5 - 7 6 - 12 10 - 18	typ. 0.8 typ. 1.5 typ. 2.2 typ. 3	2.5 4 6 7	0.3	RF stages FM portables RF stages car radios RF stages mains radios mixer stages	87

## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	$\pm V_{DS}$ (V)	CHARACTERISTICS					REMARKS	PAGE
			$I_G$ (mA)	$I_{DSS}$ min.-max. (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ min. f = 1 kHz (mS)	$C_{rs}$ (pF)		
<b>BF545A</b> <b>BF545B</b> <b>BF545C</b>	SOT23	30	10	2 - 6.5 6 - 15 12 - 25	0.4 - 7.8	3 - 6.5	0.8	DC, LF and HF amplifiers	93
<b>BF556A</b> <b>BF556B</b> <b>BF556C</b>	SOT23	30	10	3 - 7 6 - 13 11 - 18	0.5 - 7.5	4.5	0.8	DC, LF and HF amplifiers	105
BFR30 BFR31	SOT23	25	5	4 - 10 1 - 5	5 2.5	1 - 4 1.5 - 4.5	0.85	low-level, general purpose amplifiers	241
BFR200	SOT143	30	10	0.2 - 3.5	2	1.3	–	source follower	257
BFT46	SOT23	25	5	0.2 - 1.5	1.2	1	0.85	general purpose amplifier	261
<b>BFU308</b> <b>BFU309</b> <b>BFU310</b>	TO-18	25	50	12 - 60 12 - 30 24 - 60	1 - 6.5 1 - 4 2 - 6.5	10	1.3	AM input stages UHF/VHF amplifiers	269
BFW10 BFW11	TO-72	30	10	8 - 20 4 - 10	8 6	3.5 - 6.5 3 - 6.5	0.6	broad band up to 300 MHz and differential ampl.	281
BFW12 BFW13	TO-72	30	5	1 - 5 0.2 - 1.5	2.5 1.2	2 1	0.6	low current, low voltage applications	293
BFW61	TO-72	25	10	2 - 20	8	2 - 6.5	< 2	general purpose amplifier	303
<b>J308</b> <b>J309</b> <b>J310</b>	TO-92	25	50	12 - 60 12 - 30 24 - 60	1 - 6.5 1 - 4 2 - 6.5	10	1.3	AM input stages UHF/VHF amplifiers	629
<b>PMBF4416</b> <b>PMBF4416A</b>	SOT23	30 35	10	5 - 15	6 2.5 - 6	4.5 - 7.5	0.8	AM input stages UHF/VHF amplifiers	653
<b>PMBF5484</b> <b>PMBF5485</b> <b>PMBF5486</b>	SOT23	25	10	1 - 5 4 - 10 8 - 20	0.3 - 3 0.5 - 4 2 - 6	3 3.5 4	1	AM input stages UHF/VHF amplifiers	659
<b>PMBFJ308</b> <b>PMBFJ309</b> <b>PMBFJ310</b>	TO-18	25	50	12 - 60 12 - 30 24 - 60	1 - 6.5 1 - 4 2 - 6.5	10	1.3	AM input stages UHF/VHF amplifiers	679
<b>PN4416</b> <b>PN4416A</b>	SOT54	30 35	10	5 - 15	6 2.5 - 6	4.5 - 7.5	0.8	AM input stages UHF/VHF amplifiers	693

## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	$\pm V_{DS}$ (V)	CHARACTERISTICS					REMARKS	PAGE
			$I_G$ (mA)	$I_{DSS}$ min.-max. (mA)	$-V_{(P)GS}$ (V)	$ y_{fs} $ min. f = 1 kHz (mS)	$C_{rs}$ (pF)		
2N4416 2N4416A	TO-72	30 35	10	5 - 15	6 2.5 - 6	4.5 - 7.5	0.8	AM input stages UHF/VHF amplifiers	731
2N5484 2N5485 2N5486	SOT54	25	10	1 - 5 4 - 10 8 - 20	0.3 - 3 0.5 - 4 2 - 6	3 3.5 4	1	AM input stages UHF/VHF amplifiers	749

## Note

- Asymmetrical.

## N-channel junction field-effect transistors for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)	
				min.	max.	min.	max.					
BSJ108 BSJ109 BSJ110	TO-18	25	50	80 40 10	- - -	3 2 0.5	10 6 4	8 12 18	15	typ. 4	typ. 6	349
BSR56 BSR57 BSR58	SOT23	40	50	50 20 8	- 100 80	4 2 0.8	10 6 4	25 40 60	- 5 -	9 10 20	25 50 100	493
BSV78 BSV79 BSV80	TO-18	40	50	50 20 10	- - -	3.75 2 1	11 7 5	25 40 60	- 5 -	10 18 30	10 16 32	603
J108 J109 J110	TO-92	25	50	80 40 10	- - -	3 2 0.5	10 6 4	8 12 18	15	typ. 4	typ. 6	617
J111 J112 J113	TO-92	40	50	20 5 2	- - -	3 1 0.5	10 5 3	30 50 100	- - -	typ. 13	typ. 35	621
PMBF4391 PMBF4392 PMBF4393	SOT23	40	50	50 25 5	150 75 30	4 2 0.5	10 5 3	30 60 100	- 3.5 -	15	20 35 50	649
PMBFJ108 PMBFJ109 PMBFJ110	SOT23	25	50	80 40 10	- - -	3 2 0.5	10 6 4	8 12 18	15	typ. 4	typ. 6	667

## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE	
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)		
				min.	max.	min.	max.						
PMBFJ111	SOT23	40	50	20	—	3	10	30	—	typ. 13	typ. 35	671	
PMBFJ112				5	—	1	5	50	—				
PMBFJ113				2	—	0.5	3	100	—				
PN4391	TO-92 var.	40	50	50	150	4	10	30	5	15	20	689	
PN4392				25	100	2	5	60					35
PN4393				5	60	0.5	3	100					50
PZFJ108	SOT223	25	50	80	—	3	10	8	15	typ. 4	typ. 6	699	
PZFJ109				40	—	2	6	12					
PZFJ110				10	—	0.5	4	18					
2N4091	TO-18	40	10	30	—	5	10	30	5	25	40	715	
2N4092				15	—	2	7	50		35	60		
2N4093				8	—	1	5	80		60	80		
2N4391	TO-18	50	50	50	150	4	10	30	3.5	15	20	727	
2N4392				25	75	2	5	60					35
2N4393				5	30	0.5	3	100					50
2N4856	TO-18	40	50	50	—	4	10	25	8	9	25	737	
2N4857				20	100	2	6	40		10	50		
2N4858				8	80	0.8	4	60		20	100		
2N4859				50	—	4	10	25		9	25		
2N4860				20	100	2	6	40		10	50		
2N4861				8	80	0.8	4	60		20	100		

## P-channel junction field-effect transistors for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_G$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V)		$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ max. (pF)	$t_{on}$ max. (ns)	$t_{off}$ max. (ns)	
				min.	max.	min.	max.					
J174	TO-92	30	50	20	135	5	10	85	4	7	15	625
J175				7	70	3	6	125		15	30	
J176				2	35	1	4	250		35	35	
J177				1.5	20	0.8	2.25	300		45	40	
PMBFJ174	SOT23	30	50	20	135	5	10	85	4	7	15	675
PMBFJ175				7	70	3	6	125		15	30	
PMBFJ176				2	35	1	4	250		35	35	
PMBFJ177				1.5	20	0.8	2.25	300		45	40	

## Small-signal Field-effect Transistors

## Selection guide

## N-channel, single gate MOS-FETs for switching

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS								PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$I_{DSS}$ (mA)		$-V_{(P)GS}$ (V) (note 1)		mode	$R_{DS(on)}$ max. ( $\Omega$ )	$C_{rs}$ typ. (pF)	$t_{on}/t_{off}$ typ. (ns)	
				min.	max.	min.	max.					
BFR29	TO-72	30 (note 2)	20	10	40	0.5	3.5	depl.	–	0.4	–	233
BSD12	TO-72	20	50	–	–	–	2	depl.	30	0.6	1/5	331
BSD22	SOT143	20	50	–	–	–	2	depl.	30	0.6	1/5	335
BSD212	TO-72	10	50	–	–	0.1	2	enh.	70	0.6	1/5	339
BSD213		10										
BSD214		20										
BSD215		20										
BSS83	SOT143	10	50	–	–	0.1	2	enh.	45	0.6	1/5	497
BSV81	TO-72	30 (note 2)	25	–	–	–	–	depl.	100	0.5	–	611

## Notes

1. Enhancement types  $V_{GS(th)}$ .
2.  $V_{DB}/V_{SB}$ .

## N-channel, dual gate MOS-FETs

All types protected against excessive input voltage surges.

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS						REMARKS	PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$I_{DSS}$ min.- max. (mA)	$-V_{(P)G1-S}$ (note 1) max. (V)	$ y_{fs} $ min. (mS)	$C_{is}$ typ. (pF)	$C_{os}$ typ. (pF)	F typ. (dB)		
BF901	SOT143	12	30	–	0.7	25	2.35	1.2	1.7	VHF & UHF	113
BF901R	SOT143R	12	30	–	0.7	25	2.35	1.2	1.7	VHF & UHF	113
BF904	SOT143	7	30	–	1.8	22	2.2	1.3	2	VHF & UHF	117
BF904R	SOT143R	7	30	–	1.8	22	2.2	1.3	2	VHF & UHF	117
BF908	SOT143	12	40	–	2	36	3.1	1.7	1.5	VHF & UHF	123
BF908R	SOT143R	12	40	–	2	36	3.1	1.7	1.5	VHF & UHF	123
BF960	SOT103	20	20	2 - 20	2.7	9.5	1.8	0.9	2.8	UHF	129
BF964S	SOT103	20	30	4 - 20	2.5	15	2.5	1	1	VHF	133
BF965	SOT103	20	30	2 - 20	2.5	15	2.5	1	1	VHF	139
BF966S	SOT103	20	30	4 - 20	2.5	15	2.3	0.8	1.8	UHF	143
BF980A	SOT103	18	30	–	1.3	18	2.6	1.1	2	UHF	149
BF981	SOT103	20	20	4 - 25	2.5	10	2.1	1.1	1	VHF	155
BF982	SOT103	20	40	–	1.3	20	4	2	1.2	VHF	163

## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	RATINGS		CHARACTERISTICS						REMARKS	PAGE
		V <sub>DS</sub> (V)	I <sub>D</sub> (mA)	I <sub>DSS</sub> min.-max. (mA)	-V <sub>(P)G1-S</sub> (note 1) max. (V)	y <sub>fs</sub>   min. (mS)	C <sub>is</sub> typ. (pF)	C <sub>os</sub> typ. (pF)	F typ. (dB)		
BF988	SOT103	12	30	2 - 18	2.5	21	2.1	1.05	1	VHF & UHF	167
BF989	SOT143	20	20	2 - 20	2.7	9.5	1.8	0.9	2.8	UHF	179
BF990A	SOT143	18	30	-	1.3	18	2.6	1.2	2.8	UHF	183
BF990AR	SOT143R	18	30	-	1.3	18	-	1.2	2	UHF	187
BF991	SOT143	20	20	4 - 25	2.5	10	2.1	1.1	0.7	VHF	189
BF992	SOT143	20	40	-	1.3	20	4	2	1.2	VHF	193
BF992R	SOT143R	20	40	-	1.3	20	-	2	1.2	VHF	199
BF994S	SOT143	20	30	4 - 20	2.5	15	2.5	1	1	VHF	201
BF996S	SOT143	20	30	4 - 20	2.5	15	2.3	0.8	1.8	UHF	205
BF997	SOT143	20	30	2 - 20	2.5	15	2.5	1	1	VHF	209
BF998	SOT143	12	30	2 - 18	2.5	21	2.1	1.05	1	VHF & UHF	213
BF998R	SOT143R	12	30	2 - 18	2.5	21	2.1	1.05	1	VHF & UHF	223
BFR84	TO-72	20	50	20 - 55	3.8	12	5.5	3.5	2.3	general purpose	251

**Note**

1. Enhancement types V<sub>GS(th)</sub>.

**N-channel vertical D-MOS-FETs for switching**

Total power dissipation (P<sub>tot</sub>) measured at T<sub>amb</sub> = 25 °C, unless otherwise specified.

TYPE NUMBER	ENVELOPE	RATINGS			CHARACTERISTICS						PAGE
		V <sub>DS</sub> (V)	I <sub>D</sub> (mA)	P <sub>tot</sub> (mW)	V <sub>GS(th)</sub> (V)	R <sub>DS(on)</sub> (Ω)		at I <sub>D</sub> (mA)	at V <sub>GS</sub> (V)	t <sub>on</sub> /t <sub>off</sub> max. (ns)	
						typ.	max.				
BS107	TO-92 var.	200	120	500	typ. 1.8	15	28	20	2.6	10/10	305
BS107A	TO-92 var.	200	250	600	1 - 3	4.5	6.4	250	10	5/15	311
<b>BS108</b>	TO-92 var.	200	250	1000	0.4 - 1.8	5	8	100	2.8	10/30	315
BS170	TO-92 var.	60	500	830	0.8 - 3	2.5	5	200	10	10/10	317
<b>BSD254</b>	TO-92 var.	250	200	850	0.6 - 1.4	-	12	250	5	10/30	343
<b>BSD254A</b>	TO-92 var.	250	200	850	0.6 - 1.4	-	12	250	5	10/30	343
<b>BSD254AR</b>	TO-92 var.	250	200	850	0.6 - 1.4	-	12	250	5	10/30	343
<b>BSN10</b>	TO-92 var.	50	175	830	0.4 - 1.8	14	20	100	5	5/10	353
<b>BSN10A</b>	TO-92 var.	50	175	830	0.4 - 1.8	14	20	100	5	5/10	353
<b>BSN12</b>	TO-92 var.	50	150	830	0.4 - 1.8	20	30	100	5	4/8	357
<b>BSN12A</b>	TO-92 var.	50	150	830	0.4 - 1.8	20	30	100	5	4/8	357
<b>BSN20</b>	SOT23	50	100	250	0.4 - 1.8	14	20	100	5	5/10	359
<b>BSN22</b>	SOT23	50	100	250	0.4 - 1.8	20	30	100	5	4/8	363

## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	RATINGS			CHARACTERISTICS						PAGE
		V <sub>DS</sub> (V)	I <sub>D</sub> (mA)	P <sub>tot</sub> (mW)	V <sub>GS(th)</sub> (V)	R <sub>DS(on)</sub> ( $\Omega$ )		at I <sub>D</sub> (mA)	at V <sub>GS</sub> (V)	t <sub>on</sub> /t <sub>off</sub> max. (ns)	
						typ.	max.				
BSN204	TO-92	200	250	1000	0.4 - 1.8	5	8	100	2.8	10/30	365
BSN204A	TO-92	200	250	1000	0.4 - 1.8	5	8	100	2.8	10/30	365
BSN205	TO-92 var.	200	300	1000	0.8 - 2.8	4.5	6	400	10	10/20	369
BSN205A	TO-92 var.	200	300	1000	0.8 - 2.8	4.5	6	400	10	10/20	369
BSN254	TO-92 var.	250	300	1000	0.8 - 2.2	4.5	10	20	2.4	—	373
BSN254A	TO-92 var.	250	300	1000	0.8 - 2.2	4.5	10	20	2.4	—	373
BSN274	TO-92 var.	270	250	1000	0.8 - 2	6.5	14	20	2.4	10/30	377
BSN274A	TO-92 var.	270	250	1000	0.8 - 2	6.5	14	20	2.4	10/30	377
<b>BSN304</b>	TO-92 var.	300	250	1000	0.8 - 2	7.9	14	20	2.4	10/30	383
<b>BSN304A</b>	TO-92 var.	300	250	1000	0.8 - 2	7.9	14	20	2.4	10/30	383
<b>BSP89</b>	SOT223	240	350	1500	0.8 - 2	4	6	340	10	10/30	389
BSP106	SOT223	60	425	1500	0.8 - 3	2.5	4	200	10	5/15	397
BSP107	SOT223	200	200	1500	0.8 - 2.4	20	28	20	2.6	10/20	405
BSP108	SOT223	80	500	1500	1.5 - 3.5	2	3	500	10	8/15	413
BSP110	SOT223	80	325	1500	0.8 - 2.8	7	10	150	5	5/10	417
BSP120	SOT223	200	250	1500	0.8 - 2.8	7	12	250	10	6/20	421
BSP121	SOT223	200	350	1500	0.8 - 2.8	4.5	6	400	10	10/20	425
<b>BSP122</b>	SOT223	200	550	1500	0.4 - 2	1.6	2.5	750	10	35/50	431
<b>BSP124</b>	SOT223	250	250	1500	0.6 - 1.4	—	12	250	5	10/30	433
BSP126	SOT223	250	350	1500	0.8 - 2	5	10	20	2.4	10/30	439
<b>BSP127</b>	SOT223	270	350	1500	0.8 - 2	6.5	8	250	10	10/30	445
<b>BSP128</b>	SOT223	200	350	1500	0.4 - 1.8	5	8	100	2.8	10/30	447
<b>BSP130</b>	SOT223	300	300	1500	0.8 - 2	6.7	8	250	10	10/30	449
<b>BSP152</b>	SOT223	200	550	1500	1.5 - 3.5	—	2.5	750	10	15/30	455
BSS87	SOT89	200	280	1000	0.8 - 2.8	4.5	6	400	10	10/25	505
<b>BSS88</b>	TO-92 var.	230	250	1000	0.4 - 1.2	5	8	150	5	10/30	509
BSS89	TO-92 var.	200	300	1000	0.8 - 2.8	4.5	6	400	10	—	511
BSS91	TO-18	200	350	1500 (note 1)	0.8 - 2.8	4.5	6	400	10	15/25	515
BSS100	TO-92 var.	100	250	830	0.8 - 2.8	3	6	120	10	10/20	523
BSS123	SOT23	100	150	250	0.8 - 2.8	3	6	120	10	10/20	527
BST70A	TO-92 var.	80	500	1000	1.5 - 3.5	2	4	500	10	10/15	545
BST72A	TO-92 var.	80	300	830	1.5 - 3.5	7	10	150	5	10/10	549
BST74A	TO-92 var.	200	300	1000	0.8 - 2.8	6	12	250	10	10/25	553
BST76A	TO-92 var.	180	300	1000	0.7 - 2.7	7	10	15	3	10/15	557
BST78	TO-126	450	750	15000 (note 2)	2 - 4	10	14	100	10	10/100	561



## Small-signal Field-effect Transistors

## Selection guide

TYPE NUMBER	ENVELOPE	RATINGS			CHARACTERISTICS						PAGE
		$V_{DS}$ (V)	$I_D$ (mA)	$P_{tot}$ (mW)	$V_{GS(th)}$ (V)	$R_{DS(on)}$ ( $\Omega$ )		at $I_D$ (mA)	at $V_{GS}$ (V)	$t_{on}/t_{off}$ max. (ns)	
						typ.	max.				
BST80	SOT89	80	500	1000	1.5 - 3.5	2	4	500	10	10/15	565
BST82	SOT23	80	175	300	1.5 - 3.5	7	10	150	5	10/10	569
BST84	SOT89	200	250	1000	0.8 - 2.8	6	12	250	10	10/25	573
BST86	SOT89	180	300	1000	0.7 - 2.7	7	10	15	3	10/15	577
<b>BST124</b>	TO-126	250	450	6000	1.4 - 0.6	–	12	250	5	10/30	597
PMBF107	SOT23	200	100	250	0.8 - 2.4	20	28	20	2.6	10/20	639
PMBF170	SOT23	60	250	300	0.8 - 3	2.5	5	200	10	10/15	645
VN2406L	TO-92 var.	240	210	1000	0.8 - 2	–	6	500	10	10/30	703
VN2410L	TO-92 var.	240	150	1000	0.8 - 2	–	10	100	2.5	10/30	709
2N7000	TO-92 var.	60	280	830	0.8 - 3	2.5	5.3	75	4.5	10/10	757
2N7002	SOT23	60	180	300	0.8 - 3	2.5	5.3	75	4.5	10/15	763

## Notes

1.  $P_{tot}$  measured at  $T_{case} = 25\text{ }^\circ\text{C}$ .
2.  $P_{tot}$  measured at  $T_{mb} = 75\text{ }^\circ\text{C}$ .

## Small-signal Field-effect Transistors

## Selection guide

## P-channel vertical D-MOS-FETs for switching

$P_{tot}$  measured at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

TYPE NUMBER	ENVELOPE	RATINGS			CHARACTERISTICS					PAGE	
		$V_{DS}$ (V)	$I_D$ (mA)	$P_{tot}$ (mW)	$V_{GS(th)}$ (V)	$R_{DS(on)}$ ( $\Omega$ )		at $I_D$ (mA)	at $V_{GS}$ (V)		$t_{on}/t_{off}$ max. (ns)
						typ.	max.				
BS208	TO-92 var.	200	200	830	0.8 - 2.8	10	14	200	10	10/30	321
BS250	TO-92 var.	45	250	830	1.3 - 5	9	14	200	10	4/10	327
<b>BSP92</b>	SOT223	240	180	1500	0.8 - 1.8	12	20	180	10	10/30	393
BSP204	TO-92 var.	200	250	1000	0.8 - 2.8	10	15	200	10	–	461
BSP204A	TO-92 var.	200	250	1000	0.8 - 2.8	10	15	200	10	–	461
BSP205	SOT223	60	275	1500	1.5 - 3.5	7.5	10	200	10	6/15	467
BSP206	SOT223	60	350	1500	1.5 - 3.5	4.5	6	200	10	8/25	471
BSP220	SOT223	200	225	1500	0.8 - 2.8	10	12	200	10	20/30	475
BSP225	SOT223	250	225	1500	0.8 - 2.8	10	15	200	10	10/30	481
BSP254	TO-92 var.	250	200	1000	0.8 - 2.8	10	15	200	10	10/30	487
BSP254A	TO-92 var.	250	200	1000	0.8 - 2.8	10	15	200	10	10/30	487
BSS84	SOT23	50	130	360	0.8 - 2	6	10	100	5	20/43	501
BSS92	TO-92 var.	200	250	1000	0.8 - 2.8	10	20	100	10	–	519
BSS192	SOT89	200	150	1000	0.8 - 2.8	10	20	100	10	10/30	539
BST100	TO-92 var.	60	300	1000	1.5 - 3.5	4.5	6	200	10	4/20	581
BST110	TO-92 var.	50	300	830	1.5 - 3.5	7.5	10	200	10	4/20	585
BST120	SOT89	60	300	1000	1.5 - 3.5	4.5	6	200	10	4/20	589
BST122	SOT89	50	250	1000	1.5 - 3.5	7.5	10	200	10	4/20	593

## **MARKING CODES**

## Small-signal Field-effect Transistors

## Marking codes

Types in SOT23, SOT89 and SOT143 envelopes are marked with a code as listed in the following tables.

TYPE NUMBER	MARKING CODE
BF510	S6p
BF511	S7p
BF512	S8p
BF513	S9p
BF545A	M65
BF545B	M66
BF545C	M67
BF556A	M84
BF556B	M85
BF556C	M86
BF901	M01
BF901R	M02
BF904	M04
BF904R	M06
BF989	MAp
BF990A	M87
BF990AR	M85
BF991	M91
BF992	M92
BF992R	M52
BF994S	MGp
BF996S	MHp
BF997	MKp
BF998	MOp
BF998R	MO $\bar{p}$
BFR30	M1p
BFR31	M2p
BFR200	M20
BSD20	M31
BSD22	M18
BSN20	M8p
BSN22	M18
BSR56	M4p
BSR57	M5p
BSR58	M6p
BSS83	M74

TYPE NUMBER	MARKING CODE
BSS84	Sp
BSS87	KA
BSS123	SA
BSS131	SR
BSS138	SS
BSS192	KB
BST80	KM
BST82	02p
BST84	KN
BST86	KO
BST120	LM
BST122	LN
PMBF107	pK2
PMBF170	pKX
PMBF4391	p6j
PMBF4392	p6K
PMBF4393	p6G
PMBF4416	P6A
PMBF4416A	M16
PMBF5484	p6B
PMBF5485	p6M
PMBF5486	p6H
PMBFJ108	p08
PMBFJ109	p09
PMBFJ110	p10
PMBFJ111	p11
PMBFJ112	p12
PMBFJ113	p13
PMBFJ174	p6X
PMBFJ175	p6W
PMBFJ176	p6S
PMBFJ177	p6Y
PMBFJ308	M08
PMBFJ309	M09
PMBFJ310	M10
2N7002	702

## **GENERAL**

	page
Quality	20
Pro electron type numbering system	21
Rating systems	23
S-parameter definitions	24
Tape and reel packing	25
Mounting and soldering	34
Thermal considerations	46

## QUALITY

### Total Quality Management

Philips Semiconductors are a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is:

#### *quality assurance*

based on ISO 9000 standards, customer standards such as Ford Q1 and IBM MDQ, and the CECC system of conformity. Our factories are certified to ISO 9000 and CECC by external inspectorates

#### *partnerships with customers*

PPM co-operations, design-in agreements, and ship-to-stock, just-in-time and self-qualification programmes

#### *partnerships with suppliers*

ship-to-stock, statistical process control and ISO 9000 audits

#### *quality improvement programme*

continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

### Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these parameters. The capability of process steps is also planned in this phase.

### Product conformance

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- incoming material management through partnerships with suppliers
- in-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control
- acceptance tests on finished products to verify conformance with the device specification. The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications
- periodic inspections to monitor and measure the conformance of products.

### Product reliability

With the increasing complexity of OEM (original equipment manufacturer) equipment, component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies have resulted in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

### Customer responses

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

**PRO ELECTRON TYPE NUMBERING SYSTEM****Basic type number**

This type designation code applies to discrete semiconductor devices (not integrated circuits), multiples of such devices, semiconductor chips and Darlington transistors.

**FIRST LETTER**

The first letter gives information about the material for the active part of the device.

- A germanium or other material with a band gap of 0.6 to 1 eV
- B silicon or other material with a band gap of 1 to 1.3 eV
- C gallium arsenide (GaAs) or other material with a band gap of 1.3 eV or more
- R compound materials, e.g. cadmium sulphide.

**SECOND LETTER**

The second letter indicates the function for which the device is primarily designed. The same letter can be used for multi-chip devices with similar elements. In the following list low power types are defined by  $R_{th\ j-mb} > 15\ K/W$  and power types by  $R_{th\ j-mb} \leq 15\ K/W$ .

- A diode; signal, low power
- B diode; variable capacitance
- C transistor; low power, audio frequency
- D transistor; power, audio frequency
- E diode; tunnel
- F transistor; low power, high frequency
- G multiple of dissimilar devices/miscellaneous devices; e.g. oscillators. Also with special third letter, see under '*Serial number*'
- H diode; magnetic sensitive
- L transistor; power, high frequency
- N photocoupler
- P radiation detector; e.g. high sensitivity photo-transistor; with special third letter

- Q radiation generator; e.g. LED, laser; with special third letter
- R control or switching device; e.g. thyristor, low power; with special third letter
- S transistor; low power, switching
- T control and switching device; e.g. thyristor, power; with special third letter
- U transistor; power, switching
- W surface acoustic wave device
- X diode; multiplier, e.g. varactor, step recovery
- Y diode; rectifying, booster
- Z diode; voltage reference or regulator, transient suppressor diode; with special third letter.

**SERIAL NUMBER/SPECIAL THIRD LETTER**

The number comprises three figures running from 100 to 999 for devices primarily intended for consumer equipment, or one letter (Z, Y, X, etc.) and two figures running from 10 to 99 for devices primarily intended for industrial or professional equipment.<sup>(1)</sup> The letter has no fixed meaning, except in the following cases:

- A for triacs, after second letter 'R' or 'T'
- F for emitters and receivers in fibre-optic communication, after second letter 'G', 'P' or 'Q'. When the second letter is 'G', the first letter should be defined in accordance with the material of the main optical device.
- L for lasers in non-fibre-optic applications, after second letter 'G' or 'Q'. When the second letter is 'G', the first letter should be defined in accordance with the material of the main optical device.
- O for opto-triacs, after second letter 'R'
- T for 3-state bicolour LEDs, after second letter 'Q'
- W for transient voltage suppressor diodes, after second letter 'Z'.

(1) When the supply of these serial numbers is exhausted, the serial number may be expanded to three figures for industrial types and four figures for consumer types.

## Small-signal Field-effect Transistors

General

### EXAMPLES OF BASIC TYPE NUMBERS

AA112	germanium, low power signal diode (consumer type)
ACY32	germanium, low power AF transistor (industrial type)
BD232	silicon, power AF transistor (consumer type)
CQY17	GaAs, light-emitting diode (industrial type)
RPY84	CdS, photo-conductive cell (industrial type).

### Version letter(s)

One or two letters may be added to the basic type number to indicate minor electrical or mechanical variants of the basic type. The letters never have a fixed meaning, except that the letter 'R' indicates reverse polarity and the letter 'W' indicates a surface mounted device (SMD).

### Suffix

Sub-classification can be used for devices supplied in a wide range of variants, called associated types. The following sub-coding suffixes are in use:

### VOLTAGE REFERENCE AND VOLTAGE REGULATOR DIODES

One letter and one number, preceded by a hyphen (-). The letter, if required, indicates the nominal tolerance of the Zener voltage.

A	1%
B	2%
C	5%
D	10%
E	20%

In the case of a 3% tolerance, the letter 'F' is used.

The number denotes the typical operating (Zener) voltage, related to the nominal current rating for the entire range. The letter 'V' is used in place of the decimal point.

Example: BZY74-C6V3 or -C10.

### TRANSIENT VOLTAGE SUPPRESSOR DIODES

One number, preceded by a hyphen (-). The number indicates the maximum recommended continuous reversed (stand-off) voltage,  $V_R$ . The letter 'V' is used in place of the decimal point.

Example: BZW70-9V1 or -39.

The letter 'B' may be used immediately after the last number, to indicate a bidirectional suppressor diode.

Example: BZW10-15B.

### CONVENTIONAL AND CONTROLLED AVALANCHE RECTIFIER DIODES AND THYRISTORS

One number, preceded by a hyphen (-). The number indicates the rated maximum repetitive peak reverse voltage,  $V_{RRM}$ , or the rated repetitive peak off-state voltage,  $V_{DRM}$ , whichever is the lower. Reversed polarity with respect to the case is indicated by the letter 'R' immediately after the number.

Example: BYT-100 or -100R.

### RADIATION DETECTORS

One number, preceded by a hyphen (-). The number indicates the depletion layer in micrometres ( $\mu\text{m}$ ). The resolution is indicated by a version letter.

Example: BPX10-2A.

### ARRAY OF RADIATION DETECTORS AND GENERATORS

One number, preceded by a hyphen (-). The number indicates the number of basic devices assembled into the array.

Examples: BPW50-6, BPW50-9, BPW50-12.

### HIGH FREQUENCY POWER TRANSISTORS

One number, preceded by a hyphen (-). The number indicates the supply voltage.

Example: BLU80-24.



**RATING SYSTEMS**

The rating systems described are those recommended by the IEC in its publication number 134.

**Definitions of terms used****ELECTRONIC DEVICE**

An electronic tube or valve, transistor or other semiconductor device. This definition excludes inductors, capacitors, resistors and similar components.

**CHARACTERISTIC**

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

**BOGEY ELECTRONIC DEVICE**

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics that are directly related to the application.

**RATING**

A value that establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms. Limiting conditions may be either maxima or minima.

**RATING SYSTEM**

The set of principles upon which ratings are established and which determine their interpretation. The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

**Absolute maximum rating system**

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type, as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout the life of the device, no absolute maximum value for the intended service is exceeded with any device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

**Design maximum rating system**

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout the life of the device, no design maximum value for the intended service is exceeded with a bogey electronic device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

# Small-signal Field-effect Transistors

General

## Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.


These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

## S-PARAMETER DEFINITIONS

The S-parameter symbols in this section are based on IEC publication 747-7.

S-parameters (return losses or reflection coefficients) of a module can be defined as the  $S_{11}$  and the  $S_{22}$  of a two-port network (see Fig.1).



$$b_1 = S_{11} \cdot a_1 + S_{12} \cdot a_2 \quad (1)$$

$$b_2 = S_{21} \cdot a_1 + S_{22} \cdot a_2 \quad (2)$$

where

$$a_1 = \frac{1}{2 \cdot \sqrt{Z_o}} \cdot (V_1 + Z_o \cdot i_1) = \text{signal into port 1} \quad (3)$$

$$a_2 = \frac{1}{2 \cdot \sqrt{Z_o}} \cdot (V_2 + Z_o \cdot i_2) = \text{signal into port 2} \quad (4)$$

$$b_1 = \frac{1}{2 \cdot \sqrt{Z_o}} \cdot (V_1 + Z_o \cdot i_1) = \text{signal out of port 1}$$

$$b_2 = \frac{1}{2 \cdot \sqrt{Z_o}} \cdot (V_2 + Z_o \cdot i_2) = \text{signal out of port 2}$$

From (1) and (2) formulae for the return losses can be derived:

$$S_{11} = \frac{b_1}{a_1} \mid a_2 = 0 \quad (5)$$

$$S_{22} = \frac{b_2}{a_2} \mid a_1 = 0 \quad (6)$$

In (5),  $a_2 = 0$  means output port terminated with  $Z_o$  (derived from formula (4)).

In (6),  $a_1 = 0$  means input port terminated with  $Z_o$  (derived from formula (3)).

## Measurement

The return losses are measured with a network analyzer after calibration, where the influence of the test jig is eliminated. The necessary termination of the other port with  $Z_o$  is done automatically by the network analyzer.

The network analyzer must have a directivity of at least 40 dB to obtain an accuracy of 0.5 dB when measuring return loss figures of 20 dB. A full two-port correction method can be used to improve the accuracy.



# Small-signal Field-effect Transistors

General

## TAPE and REEL PACKING

Tape and reel packing meets the feed requirements of automatic pick and place equipment (packing conforms to IEC publication 286). The tape is an ideal shipping container, making handling easy and providing secure blister cavities in which the transistors are sealed with peel-off cover tape.

SOT23	8 mm tape, 7- or 13-inch reels
SOT143	8 mm tape, 7- or 13-inch reels
SOT89	12 mm tape, 7-inch reels
SOT223	12 mm tape, 7-inch reels



MSA556



For dimensions see Table 5.

- 1) Tolerance over any 10 pitches:  $\pm 0.2$  mm.

Fig.2 Specification for 8 mm tape (SOT23 and SOT143).

Small-signal Field-effect Transistors

General




For dimensions see Table 5.

- 1) Tolerance over any 10 pitches:  $\pm 0.2$  mm.

Fig.3 Specification for 12 mm tape (SOT89).

Small-signal Field-effect Transistors

General



MEA467

For dimensions see Table 5.

1) Tolerance over any 10 pitches:  $\pm 0.2$  mm.


Fig.4 Specification for 12 mm tape (SOT223).

# Small-signal Field-effect Transistors

General

Table 5 Tape dimensions (in mm)

DIMENSION (Figs 2 to 4)	CARRIER TAPE FOR:			TOLERANCE
	SOT23 SOT143	SOT89	SOT223	
<b>Overall dimensions</b>				
W	8.0	12.0	12	±0.2
K	1.5	2.4	2.0	max.
G	–	1.8	0.75	min.
<b>Sprocket holes</b>				
D <sub>0</sub>	1.5	1.5	1.5	+0.1/–0
E	1.75	1.75	1.75	±0.1
P <sub>0</sub>	4.0	4.0	4.0	±0.1
<b>Relative placement compartment</b>				
P <sub>2</sub>	2.0	2.0	2.0	±0.1
F	3.5	5.5	5.5	±0.05
<b>Compartment</b>				
A <sub>0</sub>	component + 0.2	component + 0.2	component + 0.2	–
B <sub>0</sub>	component + 0.2	component + 0.2	component + 0.2	–
B <sub>1</sub>	3.3	5.7	8.0	max.
K <sub>0</sub>	0.95 + 0.2	component	component	–
D <sub>1</sub>	1.0	1.5	1.5	min.
P	4.0	8.0	8.0	±0.1
θ	15°	5°	5°	max.
<b>Cover tape</b>				
W <sub>1</sub>	5.5 ±0.25	9.5 max.	9.5 max.	–
T <sub>1</sub>	0.1	0.1	0.1	max.
<b>Carrier tape</b>				
W	8.0	12.0	12.0	±0.2
T	0.4	0.4	0.4	max.
δ	0.3	0.3	0.3	max.



For dimensions see Table 6.

Fig. 5 Reel specification.

Table 6 Reel dimensions (in mm)

DIMENSION (Fig.5)	8 mm tape	12 mm tape	16 mm tape
<b>Flange</b>			
A	180	180	180
t	1.5	1.5	1.5
W	9.5	14.0	18.0
<b>Hub</b>			
B	62	62	62
C	12.75	12.75	12.75
<b>Key slot</b>			
E	2	2	2
U	4	4	4
O	120°	120°	120°

## Small-signal Field-effect Transistors


General

### TO-92 transistors on tape

TO-92 transistors are supplied on tape in boxes (ammopacks) or on reels. The number per ammpack or per reel is 2000. Each ammpack has 80 layers of 25 transistors. Following the 25th transistor in each layer is an empty position that allows the layer to fold correctly. The maximum number of empty positions per tape is not more than 0.5% of the total number of transistors per tape, and a maximum of three consecutive transistors may be missing provided that this gap is followed by six consecutive transistors.

The ammpack is accessible from both sides to enable the user to choose 'normal' or 'reverse' tape. 'Normal' is indicated by a plus sign (+) on the ammpack and 'reverse' by a minus sign (-). Orientation of the TO-92 package is such that its flat side is the upper side of the tape.

Tape splicing is permitted: splice the tape on the back and/or front so the feed hole pitch is maintained (see Fig. 8).



For dimensions see Table 7.

- 1) Tolerance over any 20 pitches:  $\pm 1.0$  mm.

Fig.6 Specification for TO-92 tape.




# Small-signal Field-effect Transistors

General

Table 7 TO-92 tape dimensions

DIMENSION (Fig.6)	DESCRIPTION	MIN.	TYP.	MAX.	TOL.	UNIT
A <sub>1</sub>	body width	4.0	–	4.8	–	mm
A	body height	4.8	–	5.2	–	mm
T	body thickness	3.9	–	4.2	–	mm
P	pitch of component	–	12.7	–	±1	mm
P <sub>0</sub>	feed hole pitch	–	12.7	–	±0.3	mm
P <sub>2</sub>	feed hole centre to component centre (measured at bottom of clinch)	–	6.35	–	±0.4	mm
F	distance between outer leads	–	5.08	–	+0.6/–0.2	mm
Δh	component alignment at top of body	–	0	1.0	–	mm
W	tape width	–	18.0	–	±0.5	mm
W <sub>0</sub>	hold-down tape width	–	6.0	–	±0.2	mm
W <sub>1</sub>	hole position	–	9.0	–	+0.7/–0.5	mm
W <sub>2</sub>	hold-down tape position	–	0.5	–	±0.2	mm
H <sub>0</sub>	lead wire clinch height	–	16.5	–	±0.5	mm
H <sub>1</sub>	component height	–	–	23.25	–	mm
L	length of snipped leads	–	–	11.0	–	mm
D <sub>0</sub>	feed hole diameter	–	4.0	–	±0.2	mm
t	total tape thickness (t <sub>1</sub> = 0.3 to 0.6)	–	–	1.2	–	mm
F <sub>1</sub> F <sub>2</sub>	lead-to-lead distance	–	2.54	–	+0.4/–0.2	mm
H <sub>2</sub>	clinch height	–	–	3.0	–	mm
(p)	pull-out force	6.0	–	–	–	N



Dimensions in mm.

Fig.7 Dimensions of reel and ammpack.




Fig.8 Splicing tape with jointing patch.

## MOUNTING AND SOLDERING

### Mounting methods

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting (SMD). Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly. Surface mounting techniques are complex and this chapter gives only a simplified overview of the subject.

Although many electronic components are available as surface mounting types, some are not and this often leads to the use of through-hole as well as surface mounting components on one substrate (a mixed print). The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double sided mixed print that has through-hole components and some SMDs on one side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

### Reflow soldering

This is the preferred soldering technique for SOT23, SOT89, SOT143 and SOT223 components.

#### SOLDER PASTE

Most reflow soldering techniques utilize a paste that is a mixture of flux and solder. The solder paste is applied to the substrate before the components are placed. It is of sufficient viscosity to hold the components in place and, therefore, an application of adhesive is not required. Drying of the solder paste by preheating increases the viscosity and prevents any tendency for the components to become displaced during the soldering process. Preheating also minimizes thermal shock and drives off flux solvents.

#### Screen printing

This is the best high-volume production method of solder paste application. An emulsion-coated, fine mesh screen with apertures etched in the emulsion to coincide with

the surfaces to be soldered is placed over the substrate. A squeegee is passed across the screen to force solder paste through the apertures and on to the substrate. The layer thickness of screened solder paste is usually between 150 and 200  $\mu\text{m}$ .

#### Stencilling

In this method a stencil with etched holes to pass the paste is used. The thickness of the stencil determines the amount of amount of solder paste that is deposited on the substrate. This method is also suited to high-volume work.

#### Dispensing

A computer-controlled pressure syringe dispenses small doses of paste to where it is required. This method is mainly suitable for small production runs and laboratory use.

#### Pin transfer

A pin picks up a droplet of solder paste from a reservoir and transfers it to the surface of the substrate or component. A multi-pin arrangement with pins positioned to match the substrate is possible and this speeds up the process time.

## REFLOW TECHNIQUES

### Thermal conduction

The prepared substrates are carried on a conveyor belt, first through a preheating stage and then through a soldering stage. Heat is transferred to the substrate by conduction through the belt. Figure 9 shows a theoretical time/temperature relationship for thermal conduction reflow soldering. This method is particularly suited to thick film substrates and is often combined with infrared heating.


### Infrared

An infrared oven has several heating elements giving a broad spectrum of infrared radiation, normally above and below a closed loop belt system. There are separate zones for preheating, soldering and cooling. Dwell time in the soldering zone is kept as short as possible to prevent damage to components and substrate. A typical heating profile is shown in Fig.10. This reflow method is often applied in double-sided prints.

*Vapour phase*

A substrate is immersed in the vapours of a suitable boiling liquid. The vapours transfer latent heat of condensation to the substrate and solder reflow takes place. Temperature is controlled precisely by the boiling point of the liquid at a given pressure. Some systems

employ two vapour zones, one above the other. An elevator tray, suspended from a hoist mechanism passes the substrate vertically through the first vapour zone into the secondary soldering zone and then hoists it out of the vapour to be cooled. A theoretical time/temperature relationship for this method is shown in Fig.11.



**Wave soldering**


This soldering technique can be applied to SOT23, SOT143 and SOT223 components but is not recommended for SOT89.


**ADHESIVE APPLICATION**

Since there are no connecting wires to retain them, leadless and short-leaded components are held in place with adhesive for wave soldering. A spot of adhesive is carefully placed between each SMD and the substrate. The adhesive is then heat-cured to withstand the forces of the soldering process, during which the components are fully immersed in solder. There are several methods of adhesive application.

*Pin transfer method*

A pin is used to transfer a droplet of adhesive from a reservoir to a precise position on the surface where it is required. The size of the droplet depends on pin diameter, depth to which the pin is dipped in the reservoir, rheology of the adhesive, and the temperature of adhesive and surrounds. The pin can be part of a pin





array (bed of nails) that corresponds exactly with the required adhesive positions on the substrate. With this method, adhesive can be applied to the whole of one side of a substrate in one operation and is therefore suitable for high-volume production and can be used with pre-loaded mixed prints.

Alternatively, pins can be used to transfer adhesive to the components before they are placed on the substrate. This adds flexibility to production runs where variations in layout must be accommodated.

#### Screen printing method

A fine mesh screen is coated with emulsion except in the positions where the adhesive is required to pass. The screen is placed on the substrate and a squeegee passing across it forces adhesive through the uncoated parts of the screen. The amount of adhesive printed-through depends on the size of the uncoated screen areas, the thickness of the screen coating, the rheology of the adhesive and various machine parameters. With this method, the substrate must be flat and pre-loaded mixed prints cannot be accommodated.

#### Pressure syringe method

A computer-controlled syringe dispenses adhesive from an enclosed reservoir by means of pulses of compressed air. The adhesive dot size depends on the size of the syringe nozzle, the duration and pressure of the pulsed air and the viscosity of the adhesive. This method is most suited to low volume production. An advantage is the flexibility provided by computer programmability.

#### FLUXING

The quality of the soldered connections between components and substrate is critical for circuit performance and reliability. Flux promotes solderability of the connecting surfaces and is chosen for the following attributes:

- removal of surface oxides
- prevention of reoxidation
- transference of heat from source to joint area
- residue that is non-corrosive or, if residue is corrosive, should be easy to clean away after soldering
- ability to improve wettability (readiness of a metal surface to form an alloy at its interface with the solder) to ensure strong joints with low electrical resistance
- suitability for the desired method of flux application.

In wave soldering, liquified flux is usually applied as a foam, a spray or in a wave.

#### Foam

Flux foam is made by forcing low-pressure, water-free clean air through an aerator immersed in liquid flux. Fine bubbles of flux are directed onto the substrate/component surfaces where they burst and form a thin, even layer. The flux also penetrates any plated-through holes. The flux has to be chosen for its foaming capabilities.

#### Spray

Several methods of spray fluxing exist, the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate. The amount of flux deposited is controllable by the speed of the substrate passing through the spray, the speed of rotation of the drum and the density of the flux.

## Small-signal Field-effect Transistors

General

### Wave

A wave fluxer creates a double flowing wave of liquid flux which adheres to the surface as the substrate passes through. Wave height control is essential and a soft wipe-off brush is usually incorporated to remove excess flux from the substrate.

### PRE-HEATING

Pre-heating of the substrate and components is performed immediately before soldering. This reduces thermal shock as the substrate enters the soldering process, causes the flux to become more viscous and accelerates the chemical action of the flux and so speeds up the soldering action.

### SOLDERING

Wave soldering is usually the best method to use when high throughput rates are required. The single-wave soldering principle (Fig. 12) is the most straight forward method and can be used on simple substrates with two-terminal SMD components. More complex substrates with increased circuit density and closer spacing of conductors can pose the problems of nonwetting (dry joints) and solder bridging. Bridging can occur across the closely spaced leads of multi-leaded devices as well as across adjacent leads on neighbouring components. Nonwetting is usually caused

by components with plastic bodies. The plastic is not wetted by solder and creates a depression in the solder wave, which is augmented by surface tension. This can cause a shadow behind the component and prevent solder from reaching the joint surfaces. A smooth laminar solder wave is required to avoid bridging and a high pressure wave is needed to completely cover the areas that are difficult to wet. These conflicting demands are difficult to attain in a single wave but dual wave techniques go a long way in overcoming the problem.

In a dual wave machine (Fig. 13), the substrate first comes into contact with a turbulent wave which has a high vertical velocity. This ensures good solder contact with both edges of the components and prevents joints from being missed. The second smooth laminar wave completes the formation of the solder fillet, removes excess solder and prevents bridging. Figure 14 indicates the time/temperature relationship measured at the soldering site in dual wave soldering.

New methods of wave soldering are developing continually. For example, the Omega System is a single wave agitated by pulses, which combines the functions of smoothness and turbulence. In another, a lambda wave injects air bubbles in the final part of the wave. A further innovation is the hollow jet wave in which the solder wave flows in the opposite direction to the substrate.




Fig.12 Single wave soldering principle.





Fig.13 Dual wave soldering principle.



### Footprint design

The footprint design of a component for surface mounting is influenced by many factors:



- features of the component, its dimensions and tolerances
- circuit board manufacturing processes
- desired component density
- minimum spacing between components
- circuit tracks under the component
- component orientation (if wave soldering)
- positional accuracy of solder resist to solder lands
- positional accuracy of solder paste to solder lands (if reflow soldering)
- component placement accuracy
- soldering process parameters
- solder joint reliability parameters.



# Small-signal Field-effect Transistors

General



## SOT23 FOOTPRINTS



# Small-signal Field-effect Transistors

General


## SOT143 FOOTPRINTS



# Small-signal Field-effect Transistors

General

## SOT89 FOOTPRINTS




Dimensions in mm.

Placement accuracy:  $\pm 0.25$  mm.

- 1) To improve the power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.19 Reflow soldering footprint for SOT89; typical dimensions.



We do not recommend SOT89 for wave soldering, SOT223 is preferred.

Dimensions in mm.

Placement accuracy:  $\pm 0.25$  mm.


- 1) To improve power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.20 Wave soldering footprint for SOT89; typical dimensions.

# Small-signal Field-effect Transistors

General

## SOT223 footprints




Dimensions in mm.

Placement accuracy:  $\pm 0.25$  mm.

- 1) To improve the power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.21 Reflow soldering footprint for SOT223; typical dimensions.



Dimensions in mm.

Placement accuracy:  $\pm 0.25$  mm.

- 1) To improve power dissipation the marked dimensions may be enlarged without changing the solder resist cut out of the footprint.

Fig.22 Wave soldering footprint for SOT223; typical dimensions.

# Small-signal Field-effect Transistors

General

## Hand soldering microminiature components

It is possible to solder microminiature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:




- hand-soldering is time-consuming and therefore expensive
- the component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it
- there is a risk of breaking the substrate and internal connections in the component could be damaged
- the component envelope could be damaged by the iron.

## SOT103

Transistors in SOT103 envelopes may be mounted with leads flat, bent for surface mounting or bent for through-hole mounting.

When soldering by hand and with the leads flat (Fig.23), avoid putting any force on the leads during or just after soldering. Solder the leads one at a time and not simultaneously. Proceed from one lead to the adjacent lead, not to the lead opposite. With the leads bent (Figs 24 and 25) all leads may be soldered simultaneously if desired.

SOT103 envelopes are suitable for dip or wave soldering. The maximum allowable temperature of the solder is 260 °C. Solder at this temperature must not be in contact with the joint for more than 5 s and the total contact time of successive solder waves must not exceed 5 s. The component may be mounted up to the lead projections but the temperature of the body must not exceed the specified storage temperature.



# Small-signal Field-effect Transistors


## THERMAL CONSIDERATIONS

### Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the transistor die. Normally, both are improved by keeping the die temperature (junction temperature) low.

Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient temperature of 25 °C in still air. The size of the increase in temperature depends on the amount of power dissipated in the circuit and the net thermal resistance between the heat source and the reference point.

Devices lose most of their heat by conduction when mounted on a substrate. Referring to Fig.26, heat conducts from its source (the junction) via the envelope leads and soldered connections to the substrate. Some heat radiates from the envelope into the surrounding air where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.



Heat radiates from the envelope (1) to ambient.  
Heat conducts via leads (2), solder joints (3) to the substrate (4).

Fig.26 Heat losses.

The elements of thermal resistance shown in Fig.27 are defined as follows:

- $R_{th\ j-mb}$  thermal resistance from junction to mounting base
- $R_{th\ j-c}$  thermal resistance from junction to case
- $R_{th\ j-s}$  thermal resistance from junction to soldering point
- $R_{th\ s-a}$  thermal resistance from soldering point to ambient
- $R_{th\ c-a}$  thermal resistance from case to ambient ( $R_{th\ s-a}$  and  $R_{th\ c-a}$  are the same for most envelopes)
- $R_{th\ j-a}$  thermal resistance from junction to ambient.




Fig.27 Representation of thermal resistance paths of a device mounted on a substrate or printed board.



# Small-signal Field-effect Transistors

General

The temperature at the junction depends on the ability of the envelope and its mounting to transfer heat from the junction region to the ambient environment. The basic relationship between junction temperature and power dissipation is:

$$T_{j \max} = T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-s}} + R_{\text{th s-a}})$$

$$= T_{\text{amb}} + P_{\text{tot max}} (R_{\text{th j-a}})$$

where

$T_{j \max}$  is the maximum junction temperature

$T_{\text{amb}}$  is the ambient temperature

$P_{\text{tot max}}$  is the maximum power handling capability of the device, including the effects of external loads when applicable.

In the expression for  $T_{j \max}$ , only  $T_{\text{amb}}$  and  $R_{\text{th s-a}}$  can be varied by the user. The package mounting technique and the flow of cooling air are factors that affect  $R_{\text{th s-a}}$ . The device power dissipation can be controlled to a limited

extent but under recommended usage, the supply voltage and circuit loading dictate a fixed power maximum. The  $R_{\text{th j-s}}$  value is essentially independent of external mounting method and cooling air; but is sensitive to the materials used in the envelope construction, the die bonding method and the die area, all of which are fixed.



Values of  $T_{j \max}$  and  $R_{\text{th j-s}}$  or  $R_{\text{th j-c}}$  are given in the device data sheets. For applications where the temperature of the case is stabilized by a large or temperature-controlled heatsink, the junction temperature can be calculated from





$$T_j = T_{\text{case}} + P_{\text{tot}} \times R_{\text{th j-c}}$$

Or, using the soldering point definition, from  $T_j = T_{\text{solder}} + P_{\text{tot}} \times R_{\text{th j-s}}$ .

### Thermal resistance ( $R_{\text{th s-a}}$ and $R_{\text{th c-a}}$ )

The thermal resistance from soldering point to ambient and that from case to ambient depends on the shape and material of the tracks and substrate as illustrated in Figs 28 and 29. Standard mounting conditions to set the maximum power ratings of the various envelopes are shown in Figs 30 to 33. Each figure shows single-sided 35  $\mu\text{m}$  copper-clad epoxy fibre-glass print, 1.5 mm thick, the tracks are fully solder-tinned and the shaded areas shown are copper.





**DEVICE DATA**  
in alphanumeric sequence



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for hi-fi amplifiers and other audio-frequency equipment.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 12 mA
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	typ.	3,5 mS
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$ $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$	F	<	2 dB

### MECHANICAL DATA

Dimensions in mm


Fig. 1 TO-92 variant.

Pinning:

1 = drain

2 = source

3 = gate



Note: Drain and source are interchangeable

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Gate current	$I_G$	max.	10	mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300	mW
Storage temperature range	$T_{stg}$		-65 to +150	$^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150	$^{\circ}\text{C}$
<b>THERMAL RESISTANCE</b>				
From junction to ambient in free air	$R_{th\ j-a}$	=	250	K/W

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current

$$-V_{GS} = 20\text{ V}; V_{DS} = 0$$

	BC264A	B	C	D	
$-I_{GSS}$	< 5	5	5	5	nA

Drain current

$$V_{DS} = 15\text{ V}; V_{GS} = 0$$

$I_{DSS}$	> 2,0	3,5	5,0	7,0	mA
	< 4,5	6,5	8,0	12,0	mA

Gate-source breakdown voltage

$$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$$

$-V_{(BR)GSS}$	> 30	30	30	30	V
----------------	------	----	----	----	---

Gate-source voltage

$$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$$

$-V_{GS}$	> 0,4	0,4	0,4	0,4	V
-----------	-------	-----	-----	-----	---

$$I_D = 1,0\text{ mA}; V_{DS} = 15\text{ V}$$

$-V_{GS}$	> 0,2	-	-	-	V
	< 1,2	-	-	-	V

$$I_D = 1,5\text{ mA}; V_{DS} = 15\text{ V}$$

$-V_{GS}$	> -	0,4	-	-	V
	< -	1,4	-	-	V

$$I_D = 2,5\text{ mA}; V_{DS} = 15\text{ V}$$

$-V_{GS}$	> -	-	0,5	-	V
	< -	-	1,5	-	V

$$I_D = 3,5\text{ mA}; V_{DS} = 15\text{ V}$$

$-V_{GS}$	> -	-	-	0,6	V
	< -	-	-	1,6	V

Gate-source cut-off voltage

$$I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$$

$-V_{(P)GS}$	> 0,5	0,5	0,5	0,5	V
--------------	-------	-----	-----	-----	---

y-parameters at  $T_{amb} = 25\text{ }^\circ\text{C}$

$$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$$

Transfer admittance

$ y_{fs} $	> 2,5	3,0	3,5	4,0	mS
------------	-------	-----	-----	-----	----

$$V_{DS} = 15\text{ V}; -V_{GS} = 1\text{ V}; f = 1\text{ MHz}$$

Input capacitance

$C_{is}$	typ.	4,0	pF
----------	------	-----	----

Feedback capacitance

$C_{rs}$	typ.	1,2	pF
----------	------	-----	----

Output capacitance

$C_{os}$	typ.	1,6	pF
----------	------	-----	----

Noise figure at  $f = 1\text{ kHz}; R_G = 1\text{ M}\Omega$

$$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$$

F	typ.	0,5	dB
	<	2	dB

Equivalent noise voltage at  $T_{amb} = 25\text{ }^\circ\text{C}$

$$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ Hz}$$

$V_n/\sqrt{B}$	typ.	40	nV/ $\sqrt{\text{Hz}}$
----------------	------	----	------------------------




Fig. 2




Fig. 3




Fig. 4






Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

General purpose symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications in l.f. and d.c. amplifiers, and in h.f. amplifiers.

### QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GS0}$	max.	30 V
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	BF245A/0	
		> 0,5	2,0   6   12 mA
	< 2,1	6,5   15   25 mA	
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0,25 to 8,0 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$C_{rs}$	typ.	1,1 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$ y_{fs} $		3,0 to 6,5 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

Pinning:  
1 = drain  
2 = source  
3 = gate



Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	25 mA
Gate current	$I_G$	max.	10 mA
Power dissipation			
up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
up to $T_{amb} = 90\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW 1)
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
From junction to ambient	$R_{th\ j-a}$	=	200 K/W

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current		BF245A	B	C
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	< 5	5	5 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C}$	$-I_{GSS}$	< 0,5	0,5	0,5 $\mu\text{A}$
Drain current 2)				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS\ 3)}$	> 2	6,0	12 mA
		< 6,5	15,0	25 mA
Gate-source breakdown voltage				
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	> 30	30	30 V
Gate-source voltage				
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS\ 3)}$	> 0,4	1,6	3,2 V
		< 2,2	3,8	7,5 V

1) Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

2) Measured under pulse conditions:  $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$ .

3) BF245A/0:  $I_{DSS} = 0,5\text{ to }2,1\text{ mA}; -V_{GS} = 0,2\text{ to }1,0\text{ V}$   
 BF245A/1:  $I_{DSS} = 1,9\text{ to }3,0\text{ mA}; -V_{GS} = 0,4\text{ to }1,0\text{ V}$   
 BF245A/2:  $I_{DSS} = 3,0\text{ to }4,5\text{ mA}; -V_{GS} = 0,7\text{ to }1,4\text{ V}$   
 BF245A/3:  $I_{DSS} = 4,5\text{ to }6,5\text{ mA}; -V_{GS} = 1,1\text{ to }2,2\text{ V}$ .

## Gate-source cut-off voltage

$$I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$$

$$-V_{(p)GS} \quad 0,25 \text{ to } 8,0 \text{ V}$$

$\gamma$ -parameters at  $T_{amb} = 25 \text{ }^\circ\text{C}$  (common source)

$$V_{DS} = 15 \text{ V}; V_{GS} = 0$$

$$f = 1 \text{ kHz}$$

Transfer admittance

$$|y_{fs}| \quad 3,0 \text{ to } 6,5 \text{ mS}$$

Output admittance

$$|y_{os}| \quad \text{typ. } 25 \text{ } \mu\text{S}$$

$$f = 200 \text{ MHz}$$

Input conductance

$$g_{is} \quad \text{typ. } 250 \text{ } \mu\text{S}$$

Reverse transfer admittance

$$|y_{rs}| \quad \text{typ. } 1,4 \text{ mS}$$

Transfer admittance

$$|y_{fs}| \quad \text{typ. } 6 \text{ mS}$$

Output conductance

$$g_{os} \quad \text{typ. } 40 \text{ } \mu\text{S}$$

$$V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}$$

$$f = 1 \text{ MHz}$$

Input capacitance

$$C_{is} \quad \text{typ. } 4,0 \text{ pF}$$

Feedback capacitance

$$C_{rs} \quad \text{typ. } 1,1 \text{ pF}$$

Output capacitance

$$C_{os} \quad \text{typ. } 1,6 \text{ pF}$$

## Cut-off frequency \*

$$V_{DS} = 15 \text{ V}; V_{GS} = 0$$

$$f_{gfs} \quad \text{typ. } 700 \text{ MHz}$$

Noise figure at  $f = 100 \text{ MHz}$ ;  $R_G = 1 \text{ k}\Omega$  (common source)

$$V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ }^\circ\text{C}$$

input tuned to minimum noise

$$F \quad \text{typ. } 1,5 \text{ dB}$$

\* The frequency at which  $g_{fs}$  is 0,7 of its value at 1 kHz.




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6






Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for VHF and UHF amplifiers, mixers and general purpose switching.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V			
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW			
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		A	B	C	
		min.	30	60	110	mA
		max.	80	140	250	mA
Gate-source cut-off voltage $I_D = 10\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$		0.6 to 14.5 V			
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}$	$C_{rs}$	typ.	3.5 pF			
Transfer admittance (common source) $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	min.	8 mS			


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.


#### Pinning (BF246):

- 1 = drain
- 2 = gate
- 3 = source



#### Pinning (BF247):

- 1 = drain
- 2 = source
- 3 = gate



Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75^\circ C$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th j-a}$	=	250 K/W
--------------------------------------	--------------	---	---------

**CHARACTERISTICS**

$T_{amb} = 25^\circ C$

		A	B	C
Gate cut-off current $-V_{GS} = 15 V; V_{DS} = 0$	$-I_{GSS}$	max. 5	5	5 nA
Drain current* $V_{DS} = 15 V; V_{GS} = 0$	$I_{DSS}$	min. 30 max. 80	60 140	110 mA 250 mA
Gate-source breakdown voltage $-I_G = 1 \mu A; V_{DS} = 0$	$-V_{(BR)GSS}$	min. 25	25	25 V
Gate-source voltage $I_D = 200 \mu A; V_{DS} = 15 V$	$-V_{GS}$	min. 1.5 max. 4.0	3.0 7.0	5.5 V 12.0 V
Gate-source cut-off voltage $I_D = 10 nA; V_{DS} = 15 V$	$-V_{(P)GS}$		0.6 to 14.5 V	
Transfer admittance (common source) $I_D = 10 mA; V_{DS} = 15 V; f = 1 kHz$	$ y_{fs} $	min. typ.		8 mS 17 mS
Capacitances at $f = 1 MHz$ $I_D = 10 mA; V_{DS} = 15 V$				
feed-back capacitance	$C_{rs}$	typ.		3.5 pF
input capacitance	$C_{is}$	typ.		11 pF
output capacitance	$C_{os}$	typ.		5 pF
Cut-off frequency** $V_{DS} = 15 V; V_{GS} = 0$	$f_{gfs}$	typ.		450 MHz

\* Measured under pulse conditions;  $t_p = 300 \mu s; \delta \leq 0.02$ .

\*\* The frequency at which  $g_{fs}$  is 0.7 of its value at 1 kHz.



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for v.h.f. and u.h.f. applications.

### QUICK REFERENCE DATA


Drain-source voltage	$\pm V_{DS}$	max.	30 V	
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V	
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW	
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	BF256A	B	C
		$> 3$	6	11 mA
		$< 7$	13	18 mA
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 20\text{ V}; -V_{GS} = 1\text{ V}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$C_{rs}$	typ.	0,7 pF	
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^{\circ}\text{C}$	$ Y_{fs} $	$>$	4,5 mS	
Power gain at $f = 800\text{ MHz}$ $V_{DS} = 15\text{ V}; R_S = 47\text{ }\Omega$	$G_p$	typ.	11 dB	

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

Pinning;  
1 = drain  
2 = source  
3 = gate



Note: Drain and source are interchangeable

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Gate current	$I_G$	max.	10 mA
Total power dissipation	$P_{tot}$	max.	300 mW
up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW 1)
up to $T_{amb} = 90\text{ }^\circ\text{C}$			
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
From junction to ambient	$R_{th\ j-a}$	=	200 K/W 1)

## CHARACTERISTICS

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current				
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<		5 nA
Drain current 2)				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS\ 3)}$			
Gate-source breakdown voltage				
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	>		30 V
Gate-source voltage				
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS\ 3)}$			0,5 to 7,5 V

1) Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

2) Measured under pulse conditions:  $t_p = 300\text{ }\mu\text{s}; \delta \leq 0,02$ .

3) BF256B/1:  $I_{DSS} = 6\text{ to }8\text{ mA}; -V_{GS} = 1,4\text{ to }2,6\text{ V}$ .

## y-parameters (common source)

Transistor admittance at  $f = 1$  kHz

$$V_{DS} = 15 \text{ V}; V_{GS} = 0$$

$ y_{fs} $	>	4,5 mS	1)
	typ.	5 mS	1)

Output capacitance at  $f = 1$  MHz

$$V_{DS} = 20 \text{ V}; V_{GS} = 0$$

$C_{Os}$	typ.	1,2 pF
----------	------	--------

Feedback capacitance at  $f = 1$  MHz

$$V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}$$

$C_{rs}$	typ.	0,7 pF
----------	------	--------

Cut-off frequency

$$V_{DS} = 15 \text{ V}; V_{GS} = 0$$

$f_{gfs}$	typ.	1 GHz	2)
-----------	------	-------	----

Noise figure at  $f = 800$  MHz

$$V_{DS} = 10 \text{ V}; R_S = 47 \Omega$$

F	typ.	7,5 dB
---	------	--------

Power gain at  $f = 800$  MHz

$$V_{DS} = 15 \text{ V}; R_S = 47 \Omega$$

$G_p$	typ.	11 dB
-------	------	-------

1) Measured under pulse conditions:  $t_p = 300 \mu\text{s}$ ;  $\delta \leq 0,02$ .2) The frequency at which  $g_{fs}$  is 0,7 of its value at 1 kHz.




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10






Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications up to the VHF range.

These FETs can be supplied in four  $I_{DSS}$  groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the RF stages in FM portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20	V			
Drain current (DC or average)	$I_D$	max.	30	mA			
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300	mW			
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$		BF410A	B	C	D	
		min.	0.7	2.5	6	10	mA
		max.	3.0	7.0	12	18	mA
Transfer admittance $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ Y_{fs} $	min.	2.5	4	6	7	mS
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	$C_{rs}$	typ.	0.5	0.5	—	—	pF
	$C_{rs}$	typ.	—	—	0.5	0.5	pF
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	F	typ.	1.5	1.5	—	—	dB
	F	typ.	—	—	1.5	1.5	dB





### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

Pinning:

- 1 = drain
- 2 = source
- 3 = gate



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

**STATIC CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$

		BF410A	B	C	D	
Gate cut-off current $-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max. 10	10	10	10	nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	min. 20	20	20	20	V
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	min. 0.7	2.5	6	10	mA
		max. 3.0	7.0	12	18	mA
Gate-source cut-off voltage $I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ. 0.8	1.5	2.2	3	V

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $V_{DS} = 10\text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF410A and B

$V_{DS} = 10\text{ V}$ ;  $I_D = 5\text{ mA}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF410C and D

## y-parameters (common source)

		BF410A	B	C	D
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$ max.	5	5	5	5 pF
Input conductance at $f = 100\text{ MHz}$	$g_{is}$ typ.	100	90	60	50 $\mu\text{S}$
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$ typ.	0.5	0.5	0.5	0.5 pF
	$C_{rs}$ max.	0.7	0.7	0.7	0.7 pF
Transfer admittance at $f = 1\text{ kHz}$ $V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ Y_{fs} $ min.	2.5	4.0	4.0	3.5 mS
	$ Y_{fs} $ min.	—	—	6.0	7.0 mS
Transfer admittance at $f = 100\text{ MHz}$	$ Y_{fs} $ typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$ max.	3	3	3	3 pF
Output conductance at $f = 1\text{ MHz}$	$g_{os}$ max.	60	80	100	120 $\mu\text{S}$
Output conductance at $f = 100\text{ MHz}$	$g_{os}$ typ.	35	55	70	90 $\mu\text{S}$
Noise figure at optimum source admittance $G_S = 1\text{ mS}$ ; $-B_S = 3\text{ mS}$ ; $f = 100\text{ MHz}$	F typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS} = 0$  for BF410A and BF410B;  
 $I_D = 5$  mA for BF410C and BF410D;  
 $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig. 3  $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C; typical values.



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in the miniature plastic envelope intended for applications up to the v.h.f. range in hybrid thick and thin-film circuits. Special features are the low feedback capacitance and the low noise figure. These features make the product very suitable for applications such as the r.f. stages in f.m. portables (BF510), car radios (BF511) and mains radios (BF512) or the mixer stage (BF513).

## QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20			V
Drain current (DC or average)	$I_D$	max.	30			mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}$	$P_{tot}$	max.	250			mW
			BF510	511	512	513
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0.7	2.5	6	10 mA
		<	3.0	7.0	12	18 mA
Transfer admittance (common source) $V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	$ y_{fs} $	>	2.5	4	6	7 mS
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0$ $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}$	$C_{rs}$	typ.	0.3	0.3	—	— pF
	$C_{rs}$	typ.	—	—	0.3	0.3 pF
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS}; f = 100\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	F	typ.	1.5	1.5	—	— dB
		typ.	—	—	1.5	1.5 dB



## MECHANICAL DATA

SOT23.

See also *Soldering recommendations*.

**MECHANICAL DATA**

Fig. 1 SOT23.



Dimensions in mm

**Pinning**

- 1 = gate
- 2 = drain
- 3 = source



**Marking code**

- BF510 = S6p
- BF511 = S7p
- BF512 = S8p
- BF513 = S9p

7296885

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate current	$\pm I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

**Note**

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

 $T_{amb} = 25\text{ }^{\circ}\text{C}$ 

			BF510	511	512	513
Gate cut-off current $-V_{GS} = 0.2\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10\text{ }\mu\text{A}$	$-V_{(BR)GDO}$	>	20	20	20	20 V
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0.7	2.5	6	10 mA
		<	3.0	7.0	12	18 mA
Gate-source cut-off voltage $I_D = 10\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	typ.	0.8	1.5	2.2	3 V

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF510 and BF511  
 $V_{DS} = 10\text{ V}; I_D = 5\text{ mA}; T_{amb} = 25\text{ }^{\circ}\text{C}$  for BF512 and BF513

## y-parameters (common source)

			BF510	511	512	513		
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$	<	5	5	5	5 pF		
Input conductance at $f = 100\text{ MHz}$	$g_{is}$	typ.	100	90	60	50 $\mu\text{S}$		
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	0.3	0.3	0.3	0.3 pF		
		<	0.4	0.4	0.4	0.4 pF		
Transfer admittance at $f = 1\text{ kHz}$ $V_{GS} = 0$ instead of $I_D = 5\text{ mA}$	$ y_{fs} $	>	2.5	4.0	4.0	3.5 mS		
		>	—	—	6.0	7.0 mS		
Transfer admittance at $f = 100\text{ MHz}$	$ y_{fs} $	typ.	3.5	5.5	5.0	5.0 mS		
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	<	3	3	3	3 pF		
Output conductance at $f = 1\text{ MHz}$	$g_{os}$	<	60	80	100	120 $\mu\text{S}$		
Output conductance at $f = 100\text{ MHz}$	$g_{os}$	typ.	35	55	70	90 $\mu\text{S}$		
Noise figure at optimum source admittance $G_S = 1\text{ mS}; -B_S = 3\text{ mS};$ $f = 100\text{ MHz}$			F	typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS} = 0$  for BF510 and BF511;  
 $I_D = 5$  mA for BF512 and BF513;  
 $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig. 3  $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C; typical values.




Fig.4 Power derating curve.



# N-channel silicon junction field-effect transistor

BF545A; BF545B; BF545C

## FEATURES

- Low leakage level (typ. 500 fA)
- High gain
- Low cut-off voltage (max. 2.2 V for BF545A).

## DESCRIPTION


N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are specially designed for use as impedance converters in (for example) electret microphones and infra-red detectors, and as VHF amplifiers in oscillators and mixers.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	30	V
$I_{DSS}$	drain current BF545A BF545B BF545C	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	2 6 12	6.5 15 25	mA mA mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25 \text{ }^\circ\text{C}$	-	250	mW
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_D = 1 \text{ } \mu\text{A}$	0.4	7.8	V
$Y_{fs}$	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	3	6.5	mS

## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate



N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	30	V
$-V_{GSO}$	gate-source voltage		–	30	V
$-V_{GDO}$	gate-drain voltage		–	30	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

**Note**

1. Mounted on an FR-4 printboard.

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{DS} = 0; -V_{GS} = 20\text{ V}$	–	0.5	1000	pA
		$-V_{DS} = 0; -V_{GS} = 20\text{ V}; T_j = 125\text{ }^\circ\text{C}$	–	–	100	nA
$I_{DSS}$	drain current BF545A BF545B BF545C	$V_{DS} = 15\text{ V}; V_{GS} = 0$				
			2	–	6.5	mA
			6	–	15	mA
			12	–	25	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0; -I_G = 1\text{ }\mu\text{A}$	30	–	–	V
$-V_{GS(off)}$	gate-source cut-off voltage BF545A BF545B BF545C	$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$	0.4	–	2.2	V
			1.6	–	3.8	V
			3.2	–	7.8	V
		$V_{DS} = 15\text{ V}; I_D = 1\text{ }\mu\text{A}$	0.4	–	7.8	V
$Y_{fs}$	common source transfer admittance	$V_{DS} = 15\text{ V}; V_{GS} = 0$	3	–	6.5	mS
$Y_{os}$	common source output admittance	$V_{DS} = 15\text{ V}; V_{GS} = 0$	–	40	–	$\mu\text{S}$





N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C

**DYNAMIC CHARACTERISTICS**





$T_J = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
$C_{in}$	input capacitance	$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$	1.7	pF
		$V_{DS} = 15\text{ V}; -V_{GS} = 0; f = 1\text{ MHz}$	3	pF
$C_{fb}$	feedback capacitance	$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}; -V_{GS} = 0; f = 1\text{ MHz}$	0.9	pF
$g_{is}$	common source input conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	15	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	300	$\mu\text{S}$
$g_{fs}$	common source transfer conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	2	mS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	1.8	mS
$-g_{rs}$	common source feedback conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	6	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	40	$\mu\text{S}$
$g_{os}$	common source output conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	30	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	60	$\mu\text{S}$







N-channel silicon junction field-effect transistor

BF545A; BF545B; BF545C




N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C



N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C



**BF545A**

V<sub>DS</sub> = 15 V; T<sub>J</sub> = 25 °C.

Fig.12 Drain current as a function of gate-source voltage; typical values.

N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C



**BF545B** $V_{DS} = 15 \text{ V}; T_J = 25 \text{ }^\circ\text{C}.$ 

Fig.13 Drain current as a function of gate-source voltage; typical values.

N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C







**BF545C**

V<sub>DS</sub> = 15 V; T<sub>J</sub> = 25 °C.

Fig. 14 Drain current as a function of gate-source voltage; typical values.





N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C




N-channel silicon junction  
field-effect transistor

BF545A; BF545B; BF545C





# N-channel silicon junction field-effect transistor

**BF545A; BF545B; BF545C**

$V_{DS} = 10 \text{ V}$ ;  $I_D = 1 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig.23 Common source output conductance.



## N-channel field-effect transistors

## BF556A;BF556B;BF556C

## FEATURES

- Low leakage level (typ. 500 fA)
- High gain
- Low cut-off voltage.

## DESCRIPTION

N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are specially designed for use as impedance converters in (for example) electret microphones and infra-red detectors, and as VHF amplifiers in oscillators and mixers.

## PINNING - SOT23


PIN	DESCRIPTION
1	source
2	drain
3	gate

## CAUTION


The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	30	V
$I_{DSS}$	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	BF556A		3	7	mA
	BF556B		6	13	mA
	BF556C		11	18	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25 \text{ }^\circ\text{C}$	–	250	mW
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_D = 200 \text{ } \mu\text{A}$	0.5	7.5	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	4.5	–	mS



Top view



MAM036

## Marking codes:

BF556A: M84.  
 BF556B: M85.  
 BF556C: M86.

Fig.1 Simplified outline and symbol.

## N-channel field-effect transistors

## BF556A;BF556B;BF556C

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	30	V
$-V_{GSO}$	gate-source voltage		–	30	V
$-V_{GDO}$	gate-drain voltage		–	30	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature		–65	150	°C
$T_j$	operating junction temperature		–	150	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

**Note**

1. Device mounted on a printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm<sup>2</sup>.

**STATIC CHARACTERISTICS** $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $-I_G = 1\ \mu\text{A}$	30	–	–	V
$I_{DSS}$	drain current BF556A BF556B BF556C	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	3 6 11	– – –	7 13 18	mA mA mA
$-I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $-V_{GS} = 20\text{ V}$	–	0.5	5000	pA
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$ ; $I_D = 200\ \mu\text{A}$	0.5	–	7.5	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	4.5	–	–	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	–	40	–	$\mu\text{S}$


## N-channel field-effect transistors

## BF556A;BF556B;BF556C

## DYNAMIC CHARACTERISTICS


$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$	1.7	pF
		$V_{DS} = 15\text{ V}; -V_{GS} = 0; f = 1\text{ MHz}$	3	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$	0.8	pF
		$V_{DS} = 15\text{ V}; -V_{GS} = 0; f = 1\text{ MHz}$	0.9	pF
$g_{is}$	common source input conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	15	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	300	$\mu\text{S}$
$g_{fs}$	common source transfer conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	2	mS
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	1.8	mS
$-g_{rs}$	common source feedback conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	6	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	40	$\mu\text{S}$
$g_{os}$	common source output conductance	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ MHz}$	30	$\mu\text{S}$
		$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 450\text{ MHz}$	60	$\mu\text{S}$
$V_n$	equivalent input noise voltage	$V_{DS} = 10\text{ V}; I_D = 1\text{ mA}; f = 100\text{ Hz}$	40	$\text{nV}/\sqrt{\text{Hz}}$



$V_{DS} = 15\text{ V}$ .

Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.







$V_{DS} = 15\text{ V}; I_D = 1\text{ }\mu\text{A}$ .

Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.





N-channel field-effect transistors

BF556A;BF556B;BF556C







N-channel field-effect transistors

BF556A;BF556B;BF556C



N-channel field-effect transistors





BF556A;BF556B;BF556C






N-channel field-effect transistors

BF556A;BF556B;BF556C



## N-channel field-effect transistors

BF556A;BF556B;BF556C



# Silicon n-channel dual gate MOS-FETs

BF901; BF901R

## FEATURES

- Intended for low voltage operation
- Short channel transistor with high ratio  $|Y_{fs}|:C_{is}$
- Low noise gain-controlled amplifier to 1 GHz
- BF901R has reverse pinning.

## DESCRIPTION



Enhancement type field-effect transistors in plastic microminiature SOT143 and SOT143R envelopes, with source and substrate interconnected. They are intended for UHF and VHF applications, such as television tuners and professional communications equipment especially suited for low voltage operation. These MOS-FET tetrodes are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	—	12	V
$I_D$	drain current	—	30	mA
$P_{tot}$	total power dissipation	—	200	mW
$T_j$	junction temperature	—	150	°C
$ Y_{fs} $	transfer admittance	28	35	mS
$C_{ig1-s}$	input capacitance at gate 1	2.35	2.75	pF
$C_{rs}$	feedback capacitance	25	—	fF
F	noise figure at 800 MHz	1.7	—	dB



Silicon n-channel dual gate  
MOS-FETs

BF901; BF901R

**LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$V_{D-G2}$	drain-gate 2 voltage		-	6	V
$I_D$	DC drain current		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation BF901 BF901R	up to $T_{amb} = 50\text{ }^\circ\text{C}$ (note 1) up to $T_{amb} = 40\text{ }^\circ\text{C}$ (note 1)	-	200	mW
$T_{stg}$	storage temperature		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	thermal resistance from junction to ambient (note 1) BF901 BF901R	500 K/W 550 K/W

**Note**

1. Device mounted on an FR4 printboard.




Fig.3 Power derating curve.

# Silicon n-channel dual gate MOS-FETs

BF901; BF901R

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	–	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	–	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	6	20	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V}; V_{G2-S} = 4\text{ V}$	0	0.7	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V}; V_{G1-S} = 0$	0.3	1	V
$I_{DSX}$	drain-source current	$V_{DS} = 4\text{ V}; V_{G1-S} = 1.1\text{ V}; V_{G2-S} = 3.4\text{ V}$	2	18	mA

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 14\text{ mA}; V_{DS} = 5\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	pulsed; $T_j = 25\text{ }^\circ\text{C}$	25	28	35	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.35	2.75	pF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	–	1.2	–	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	1.4	–	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	–	25	–	fF
F	noise figure	$f = 200\text{ MHz}; G_s = 2\text{ mS}; B_g = B_{sopt.}$	–	0.7	–	dB
		$f = 800\text{ MHz}; G_s = 3.3\text{ mS}; B_g = B_{sopt.}$	–	1.7	–	dB



# Dual gate MOS-FETs

# BF904; BF904R

## FEATURES

- Specially designed for use at 5 V supply voltage
- Short channel transistor with high  $|Y_{fs}| : C_{is}$  ratio
- Low-noise gain-controlled amplifier to 1 GHz
- Superior cross-modulation performance during AGC.

## DESCRIPTION

Enhancement type field-effect transistors in plastic miniature SOT143 and SOT143R envelopes. They are intended for UHF and VHF applications, such as television tuners and professional communications equipment. These transistors consist of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

## PINNING



PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	–	–	7	V
$I_D$	drain current	–	–	30	mA
$P_{tot}$	total power dissipation	–	–	200	mW
$T_j$	junction temperature	–	–	150	°C
$ Y_{fs} $	transfer admittance	22	25	30	mS
$C_{g1-s}$	input capacitance at gate 1	–	2.2	2.6	pF
$C_{rs}$	feedback capacitance	–	25	35	pF
F	noise figure at 800 MHz	–	2	–	dB



Dual gate MOS-FETs

BF904; BF904R

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).



SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	7	V
$I_D$	DC drain current		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation				
	BF904	up to $T_{amb} = 50\text{ }^\circ\text{C}$ (note 1)	-	200	mW
	BF904R	up to $T_{amb} = 40\text{ }^\circ\text{C}$ (note 1)	-	200	mW
$T_{stg}$	storage temperature		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	
	BF904	500 K/W
	BF904R	550 K/W

**Note**

1. Device mounted on a printed-circuit board.





## Dual gate MOS-FETs

BF904; BF904R

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{G1-S}$	gate 1 cut-off current	$V_{G1-S} = 5\text{ V}$ ; $V_{G2-S} = V_{DS} = 0$	–	50	nA
$I_{G2-S}$	gate 2 cut-off current	$V_{G2-S} = 5\text{ V}$ ; $V_{G1-S} = V_{DS} = 0$	–	50	nA
$V_{(BR)G1-S}$	gate 1-source breakdown voltage	$I_{G1-S} = 10\text{ mA}$ ; $V_{G2-S} = V_{DS} = 0$	6	15	V
$V_{(BR)G2-S}$	gate 2-source breakdown voltage	$I_{G2-S} = 10\text{ mA}$ ; $V_{G1-S} = V_{DS} = 0$	6	15	V
$V_{(F)S-G1}$	source-gate 1 forward voltage	$I_{S-G1} = 10\text{ mA}$ ; $V_{G2-S} = V_{DS} = 0$	0.5	1.5	V
$V_{(F)S-G2}$	source-gate 2 forward voltage	$I_{S-G2} = 10\text{ mA}$ ; $V_{G1-S} = V_{DS} = 0$	0.5	1.5	V
$V_{G1-S(th)}$	gate 1-source threshold voltage	$I_D = 20\text{ }\mu\text{A}$ ; $V_{DS} = 5\text{ V}$ ; $V_{G2-S} = 4\text{ V}$	0.3	1	V
$V_{G2-S(th)}$	gate 2-source threshold voltage	$I_D = 20\text{ }\mu\text{A}$ ; $V_{DS} = 5\text{ V}$ ; $V_{G1-S} = 5\text{ V}$	0.3	1.2	V
$I_{DSX}$	drain-source cut-off current	$V_{DS} = 5\text{ V}$ ; $V_{G2-S} = 4\text{ V}$ ; $R_G = 120\text{ k}\Omega$ (note 1)	8	13	mA

## Note

1.  $R_G$  connects gate 1 to 5 V.




## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}$ ;  $V_{DS} = 5\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	pulsed; $T_j = 25\text{ }^\circ\text{C}$	22	25	30	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	–	2.2	2.6	pF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	1	1.5	2	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	1	1.3	1.6	pF
$C_{fs}$	feedback capacitance	$f = 1\text{ MHz}$	–	25	35	fF
F	noise figure	$f = 200\text{ MHz}$ ; $G_S = 2\text{ mS}$ ; $B_S = B_{opt.}$	–	1	1.5	dB
		$f = 800\text{ MHz}$ ; $G_S = 3.3\text{ mS}$ ; $B_S = B_{opt.}$	–	2	2.8	dB

Dual gate MOS-FETs

BF904; BF904R



## Dual gate MOS-FETs

BF904; BF904R

Table 1 Scattering parameters.

 $V_{DS} = 5 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $R_{G1} = 120 \text{ K}\Omega$ .

f (MHz)	S <sub>11</sub>		S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	
	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)
40	0.989	-3.4	2.420	175.7	0.000	79.9	0.993	-1.6
100	0.985	-8.3	2.414	169.1	0.001	78.3	0.992	-3.9
200	0.976	-16.4	2.368	158.8	0.003	80.3	0.987	-7.8
300	0.958	-24.1	2.301	148.5	0.004	73.7	0.980	-11.4
400	0.942	-32.0	2.251	138.8	0.005	70.7	0.974	-15.2
500	0.918	-39.3	2.170	129.5	0.005	67.2	0.966	-18.7
600	0.899	-46.0	2.080	120.7	0.005	67.8	0.958	-22.2
700	0.876	-52.6	2.001	112.1	0.005	68.6	0.951	-25.5
800	0.852	-58.8	1.924	103.2	0.005	72.9	0.944	-28.9
900	0.823	-64.9	1.829	94.7	0.005	78.7	0.937	-32.1
1000	0.800	-70.9	1.747	86.5	0.005	88.3	0.933	-35.2
1200	0.750	-82.4	1.621	70.7	0.005	120.5	0.928	-41.7
1400	0.719	-92.7	1.535	54.6	0.008	139.8	0.930	-48.4
1600	0.682	-102.5	1.424	39.4	0.010	137.8	0.924	-54.9
1800	0.642	-109.8	1.349	22.5	0.013	156.8	0.928	-62.9
2000	0.602	-116.5	1.283	1.1	0.018	175.1	0.928	-73.1
2200	0.547	-124.9	1.130	-15.1	0.014	172.6	0.887	-81.0
2400	0.596	-128.7	1.018	-49.1	0.040	-163.9	0.837	-95.8
2600	0.682	-132.6	0.979	-79.4	0.077	-164.0	0.778	-109.6
2800	0.771	-142.5	0.804	-116.2	0.120	178.8	0.629	-119.5
3000	0.793	-157.5	0.541	-153.5	0.149	158.3	0.479	-119.9

Table 2 Noise data.

 $V_{DS} = 5 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $R_{G1} = 120 \text{ K}\Omega$ .

f (MHz)	F <sub>min</sub> (dB)	$\Gamma_{opt}$		R <sub>n</sub>
		(RAT)	(DEG)	
800	2.00	0.686	49.6	50.40



# Dual gate MOS-FETs

# BF908; BF908R

## FEATURES

- High  $|Y_{fs}|$  dual gate MOS-FET
- Short channel transistor with high  $|Y_{fs}| : C_{is}$  ratio
- Low noise gain-controlled amplifier to 1 GHz

## DESCRIPTION

Depletion type field-effect transistors in plastic miniature SOT143 and SOT143R envelopes. They are intended for UHF and VHF applications with 12 V supply voltage such as television tuners and professional communications equipment. These transistors are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

## PINNING



PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	–	–	12	V
$I_D$	drain current	–	–	40	mA
$P_{tot}$	total power dissipation	–	–	200	mW
$T_j$	junction temperature	–	–	150	°C
$ Y_{fs} $	transfer admittance	36	43	50	mS
$C_{ig1-s}$	input capacitance at gate 1	2.4	3.1	4	pF
$C_{rs}$	feedback capacitance	20	30	45	pF
F	noise figure at 800 MHz	–	1.5	2.5	dB



## Dual gate MOS-FETs

BF908; BF908R

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	12	V
$I_D$	DC drain current		–	40	mA
$\pm I_{G1-S}$	gate 1-source current		–	10	mA
$\pm I_{G2-S}$	gate 2-source current		–	10	mA
$P_{tot}$	total power dissipation				
	BF908	up to $T_{amb} = 50\text{ }^\circ\text{C}$ (note 1)	–	200	mW
	BF908R	up to $T_{amb} = 40\text{ }^\circ\text{C}$ (note 1)	–	200	mW
$T_{stg}$	storage temperature		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	
	BF908	500 K/W
	BF908R	550 K/W

## Note

1. Device mounted on a printed-circuit board.



## Dual gate MOS-FETs

BF908; BF908R

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\pm I_{G1-S}$	gate 1 cut-off current	$V_{G1-S} = 5\text{ V};$ $V_{G2-S} = V_{DS} = 0$	–	–	50	nA
$\pm I_{G2-S}$	gate 2 cut-off current	$V_{G2-S} = 5\text{ V};$ $V_{G1-S} = V_{DS} = 0$	–	–	50	nA
$V_{(BR)G1-S}$	gate 1-source breakdown voltage	$I_{G1-S} = 10\text{ mA};$ $V_{G2-S} = V_{DS} = 0$	8	–	20	V
$V_{(BR)G2-S}$	gate 2-source breakdown voltage	$I_{G2-S} = 10\text{ mA};$ $V_{G1-S} = V_{DS} = 0$	8	–	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V};$ $V_{G2-S} = 4\text{ V}$	–	–	2	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}; V_{DS} = 8\text{ V};$ $V_{G1-S} = 4\text{ V}$	–	–	1.5	V
$I_{DSS}$	drain current	$V_{DS} = 8\text{ V}; V_{G1-S} = 0;$ $V_{G2-S} = 4\text{ V}$	3	15	27	mA





## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 8\text{ V}; V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	pulsed; $T_j = 25\text{ }^\circ\text{C};$ $f = 1\text{ kHz}$	36	43	50	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	2.4	3.1	4	pF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	1.2	1.8	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	1.2	1.7	2.2	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	20	30	45	fF
F	noise figure	$f = 200\text{ MHz}; G_S = 2\text{ mS};$ $B_S = B_{Sopt}$	–	0.6	1.2	dB
		$f = 800\text{ MHz}; G_S = G_{Sopt};$ $B_S = B_{Sopt}$	–	1.5	2.5	dB

Dual gate MOS-FETs

BF908; BF908R





## Dual gate MOS-FETs

BF908; BF908R

Table 1 Scattering parameters.

 $I_D = 10 \text{ mA}$ ;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

f (MHz)	S <sub>11</sub>		S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	
	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)
50	0.998	-5.1	3.537	173.5	0.001	98.2	0.996	-2.4
100	0.994	-10.4	3.502	167.7	0.001	88.8	0.994	-4.9
200	0.979	-20.8	3.450	154.9	0.003	74.6	0.987	-9.5
300	0.962	-30.3	3.318	143.7	0.004	69.5	0.983	-13.9
400	0.939	-40.1	3.234	131.9	0.005	65.6	0.980	-18.5
500	0.914	-49.1	3.093	120.7	0.006	64.4	0.974	-22.8
600	0.892	-57.1	2.912	111.1	0.005	63.1	0.969	-27.0
700	0.865	-64.4	2.774	101.0	0.005	65.2	0.966	-31.2
800	0.837	-71.6	2.616	91.4	0.004	70.8	0.965	-35.4
900	0.811	-78.1	2.479	81.9	0.004	87.4	0.965	-39.4
1000	0.785	-84.5	2.329	72.5	0.003	108.0	0.966	-43.7

Table 2 Noise data.

 $I_D = 10 \text{ mA}$ ;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

f (MHz)	F <sub>min</sub> (dB)	$\Gamma_{opt}$		R <sub>n</sub>
		(RAT)	(DEG)	
800	1.50	0.720	56.7	0.580

## Dual gate MOS-FETs

BF908; BF908R

**Table 3** Scattering parameters. $I_D = 15 \text{ mA}$ ;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

f (MHz)	S <sub>11</sub>		S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	
	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)
50	0.998	-5.3	3.983	173.4	0.001	95.5	0.994	-2.4
100	0.994	-10.9	3.943	167.5	0.001	93.6	0.991	-5.0
200	0.976	-21.6	3.878	154.7	0.003	74.3	0.984	-9.7
300	0.957	-31.7	3.722	143.3	0.004	70.0	0.979	-14.2
400	0.934	-41.7	3.614	131.6	0.005	63.5	0.975	-18.8
500	0.907	-51.1	3.446	120.4	0.006	62.2	0.969	-23.2
600	0.885	-59.1	3.240	110.9	0.005	59.6	0.964	-27.4
700	0.851	-66.8	3.072	100.9	0.005	64.8	0.961	-31.6
800	0.826	-73.9	2.891	91.3	0.004	67.8	0.959	-35.9
900	0.797	-80.7	2.733	81.9	0.004	85.0	0.958	-40.0
1000	0.773	-87.0	2.569	72.8	0.004	102.9	0.958	-44.2

**Table 4** Noise data. $I_D = 15 \text{ mA}$ ;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

f (MHz)	F <sub>min</sub> (dB)	Γ <sub>opt</sub>		R <sub>n</sub>
		(RAT)	(DEG)	
800	1.50	0.700	59.2	0.520

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for use in u.h.f. applications in television tuners and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	1.8 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ.	2.8 dB

### MECHANICAL DATA

Fig.1 SOT103.

#### Pinning:

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$	-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
mounted on the printed-circuit board

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$  $\pm I_{G1-SS}$  max. 25 nA $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$  $\pm I_{G2-SS}$  max. 25 nA

## Gate-source breakdown voltages

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$  $\pm V_{(BR)G1-S}$  6 to 20 V $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$  $\pm V_{(BR)G2-S}$  6 to 20 V

## Drain current

 $V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$  $I_{DSS}$  2 to 20 mA

## Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$  $-V_{(P)G1-S}$  max. 2.7 V $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$  $-V_{(P)G2-S}$  max. 2.7 V**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}|$  min. 9.5 mS  
typ. 12 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 1.8 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.0 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 25 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 0.9 pFNoise figure at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$  $f = 200\text{ MHz}$ 

F typ. 1.6 dB

 $f = 800\text{ MHz}$ 

F typ. 2.8 dB

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$  $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$  $G_p$  typ. 23 dB $G_L = 1\text{ mS}; B_L = B_L\text{ opt}; f = 800\text{ MHz}$  $G_p$  typ. 16.5 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF applications in television tuners. The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.5 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_{S\text{ opt}}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.0 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$


**THERMAL RESISTANCE**

From junction to ambient in free air

mounted on the printed-circuit board (see Fig. 2)

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.



## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$  $\pm I_{G1-SS}$  max. 50 nA $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$  $\pm I_{G2-SS}$  max. 50 nA

Gate-source breakdown voltages

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$  $\pm V_{(BR)G1-SS}$  6.0 to 20 V $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$  $\pm V_{(BR)G2-SS}$  6.0 to 20 V

Drain current

 $V_{DS} = 15\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$  $I_{DSS}$  4 to 20 mA

Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$  $-V_{(P)G1-S}$  max. 2.5 V $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$  $-V_{(P)G2-S}$  max. 2.0 V

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source);  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}|$  min. 15 mS  
typ. 18 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.5 pF  
max. 3.0 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.2 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 25 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1.0 pFNoise figure at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$   
 $f = 200\text{ MHz}$ 

F typ. 1.0 dB

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$  $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$  $G_p$  typ. 25 dB




Fig. 3  $V_{G2-S} = 4 \text{ V}; V_{DS} = 15 \text{ V};$   
 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 4  $V_{G1-S} = 0 \text{ V}; V_{DS} = 15 \text{ V};$   
 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 5  $V_{G2-S} = 4 \text{ V}; I_D = 10 \text{ mA};$   
 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 6  $V_{G2-S} = 4 \text{ V}; V_{DS} = 15 \text{ V};$   
 $f = 1 \text{ kHz}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 7  $V_{G2-S} = 4 \text{ V}; V_{DS} = 15 \text{ V};$   
 $I_D = 10 \text{ mA}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 8  $V_{G2-S} = 4 \text{ V}; V_{DS} = 15 \text{ V};$   
 $I_D = 10 \text{ mA}; T_{amb} = 25 \text{ }^\circ\text{C};$  typical values.




Fig. 9  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 10  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 11  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 200 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; typical values.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source and has an integrated drain resistance to suppress oscillation in the frequency range higher than 1 GHz.

This device is especially intended for use in pre-amplifiers in CATV tuners with large tuning ranges up to 500 MHz.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2,5 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_{Sopt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1,0 dB


### MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain-current (DC or average)	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on a printed-circuit board (see Fig. 2)

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless stated otherwise

## Gate cut-off currents

$$\begin{aligned} \pm V_{G1-S} &= 5\text{ V}; V_{G2-S} = V_{DS} = 0 \\ \pm V_{G2-S} &= 5\text{ V}; V_{G1-S} = V_{DS} = 0 \end{aligned}$$

$$\begin{aligned} \pm I_{G1-SS} &< 50\text{ nA} \\ \pm I_{G2-SS} &< 50\text{ nA} \end{aligned}$$

## Gate-source breakdown voltages

$$\begin{aligned} \pm I_{G1-SS} &= 10\text{ mA}; V_{G2-S} = V_{DS} = 0 \\ \pm I_{G2-SS} &= 10\text{ mA}; V_{G1-S} = V_{DS} = 0 \end{aligned}$$

$$\begin{aligned} \pm V_{(BR)G1-SS} &6,0\text{ to }20\text{ V} \\ \pm V_{(BR)G2-SS} &6,0\text{ to }20\text{ V} \end{aligned}$$

## Drain current

$$\begin{aligned} V_{DS} &= 15\text{ V}; V_{G1-S} = 0; \\ V_{G2-S} &= 4\text{ V} \end{aligned}$$

$$I_{DSS} \quad 2,0\text{ to }20\text{ mA}$$

## Gate-source cut-off voltages

$$\begin{aligned} I_D &= 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V} \\ I_D &= 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G1-S} = 0 \end{aligned}$$

$$\begin{aligned} -V_{(P)G1-S} &< 2,5\text{ V} \\ -V_{(P)G2-S} &< 2,0\text{ V} \end{aligned}$$

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source);  $I_D = 10\text{ mA}$ ;  
 $V_{DS} = 15\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at  $f = 1\text{ kHz}$ 

$$\begin{aligned} |y_{fs}| &> 15\text{ mS} \\ &\text{typ. } 18\text{ mS} \end{aligned}$$

Input capacitance at gate 1 at  $f = 1\text{ MHz}$ 

$$C_{ig1-s} \quad \text{typ. } 2,5\text{ pF}$$

Input capacitance at gate 2 at  $f = 1\text{ MHz}$ 

$$C_{ig2-s} \quad \text{typ. } 1,2\text{ pF}$$

Feedback capacitance at  $f = 1\text{ MHz}$ 

$$C_{rs} \quad \text{typ. } 25\text{ fF}$$

Output capacitance at  $f = 1\text{ MHz}$ 

$$C_{os} \quad \text{typ. } 1,0\text{ pF}$$

Noise figure at  $G_S = 2\text{ mS}$ ;  $B_S = B_{Sopt}$   
 and  $f = 200\text{ MHz}$

$$F \quad \text{typ. } 1,0\text{ dB}$$

Power gain at  $G_S = 2\text{ mS}$ ;  $B_S = B_{Sopt}$   
 $G_L = 0,5\text{ mS}$ ;  $B_L = B_{Lopt}$ ;  $f = 200\text{ MHz}$

$$G_p \quad \text{typ. } 25\text{ dB}$$





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for u.h.f. applications in television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.3 pF 2.6 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 3.3\text{ mS}$ ; $B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 800\text{ MHz}$	F	typ.	1.8 dB

### MECHANICAL DATA

Fig.1 SOT103.

#### Pinning:

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on the printed-circuit board (see Fig.2)

$R_{th\ j-a} = 335\text{ K/W}$



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20 V

Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$	4 to 20 mA
--	-----------	------------

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.5 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.0 V

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	15 mS
		typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.3 pF
		max.	2.6 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.1 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	0.8 pF
Noise figure	F	typ.	1.0 dB
$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.8 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.8 dB
Power gain	$G_p$	typ.	25 dB
$f = 200\text{ MHz}; G_S = 2\text{ mS}; G_L = 0.5\text{ mS}; B_S = \text{opt}; B_L = \text{opt}$	$G_p$	typ.	18 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; G_L = 1\text{ mS}; B_S = \text{opt}; B_L = \text{opt}$	$G_p$	typ.	18 dB




Fig.3  $V_{G2-S} = 4\text{ V}; V_{DS} = 15\text{ V}; f = 1\text{ MHz}; T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.4  $V_{G1-S} = 0\text{ V}; V_{DS} = 15\text{ V}; f = 1\text{ MHz}; T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  
 $f = 1 \text{ MHz}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 6  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $f = 1 \text{ kHz}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 7  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 8  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 9  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 10  $V_{G2-S} = 4 \text{ V}$ ;  $V_{DS} = 15 \text{ V}$ ;  
 $I_D = 10 \text{ mA}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 11  $V_{G2-S} = 4$  V;  $V_{DS} = 15$  V;  $I_D = 10$  mA;  
 $f = 200$  MHz;  $T_{amb} = 25$  °C; typical values.




Fig. 12  $V_{G2-S} = 4$  V;  $V_{DS} = 15$  V;  $I_D = 10$  mA;  
 $f = 800$  MHz;  $T_{amb} = 25$  °C; typical values.



# SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected. Intended for UHF applications, such as UHF television tuners, with 12 V supply voltage and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current (DC)	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 5\text{ mS}$ ; $B_S = B_{S\text{ opt}}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 800\text{ MHz}$	F	typ.	2.0 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



7Z75914.3

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	18 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on the printed-circuit board (see Fig.2)

$R_{thj-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig.2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.



**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$$

$$\pm I_{G1-SS} \quad \text{max.} \quad 25\text{ nA}$$

$$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$$

$$\pm I_{G2-SS} \quad \text{max.} \quad 25\text{ nA}$$

Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$$

$$\pm V_{(BR)G1-SS} \quad 8\text{ to }20\text{ V}$$

$$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$$

$$\pm V_{(BR)G2-SS} \quad 8\text{ to }20\text{ V}$$

Gate-source cut-off voltages

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$$

$$-V_{(P)G1-S} \quad \text{min.} \quad 0.2\text{ V}$$

$$\text{max.} \quad 1.3\text{ V}$$

$$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$$

$$-V_{(P)G2-S} \quad \text{min.} \quad 0.2\text{ V}$$

$$\text{max.} \quad 1.1\text{ V}$$

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{\text{amb}} = 25\text{ }^\circ\text{C}$

Transfer admittance at  $f = 1\text{ kHz}$

$$|y_{fs}| \quad \text{min.} \quad 18\text{ mS}$$

$$\text{typ.} \quad 19\text{ mS}$$

Input capacitance at gate 1;  $f = 1\text{ MHz}$

$$C_{ig1-s} \quad \text{typ.} \quad 2.6\text{ pF}$$

$$\text{max.} \quad 3.0\text{ pF}$$

Feedback capacitance at  $f = 1\text{ MHz}$

$$C_{rs} \quad \text{typ.} \quad 25\text{ fF}$$

$$\text{max.} \quad 35\text{ fF}$$

Output capacitance at  $f = 1\text{ MHz}$

$$C_{os} \quad \text{typ.} \quad 1.1\text{ pF}$$

Noise figure at  $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_S\text{ opt}$

$$F \quad \text{typ.} \quad 2.0\text{ dB}$$

$$\text{max.} \quad 3.0\text{ dB}$$




Fig.3 Output characteristics.  
 $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.4 Transfer characteristics.  
 $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.5 Gate 1 input capacitance as a function of gate 1 source voltage;  
 $f = 1 \text{ MHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.6 Output capacitance as a function of drain voltage;  $f = 1 \text{ MHz}$ ;  
 $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.7 Circles of constant noise figures;  $f = 200 \text{ MHz}$ ;  
 $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ;  $V_{\text{DS}} = 10 \text{ V}$ ;  $V_{\text{G2-S}} = 4 \text{ V}$ ;  $I_{\text{D}} = 10 \text{ mA}$ .




Fig.8 Circles of constant noise figures;  $f = 800 \text{ MHz}$ ;  
 $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ;  $V_{\text{DS}} = 10 \text{ V}$ ;  $V_{\text{G2-S}} = 4 \text{ V}$ ;  $I_{\text{D}} = 10 \text{ mA}$ .




Fig.9 Forward transfer admittance as a function of drain current;  $f = 1 \text{ kHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.10 Forward transfer admittance as a function of gate 1 source voltage;  $f = 1 \text{ kHz}$ ;  $V_{DS} = 10 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners, FM tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 75\text{ °C}$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 °C
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	14 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2.1 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	0.7 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
mounted on the printed-circuit board (see Fig.2)

$$R_{th\ j-a} = 335\text{ K/W}$$



Dimensions in mm

(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$  $\pm I_{G1-SS} < 25\text{ nA}$  $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$  $\pm I_{G2-SS} < 25\text{ nA}$ 

Gate-source breakdown voltages

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$  $\pm V_{(BR)G1-SS} \text{ 6 to 20 V}$  $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$  $\pm V_{(BR)G2-SS} \text{ 6 to 20 V}$ 

Drain current

 $V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$  $I_{DSS} \text{ 4 to 25 mA}$ 

Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$  $-V_{(P)G1-S} < 2.5\text{ V}$  $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$  $-V_{(P)G2-S} < 2.5\text{ V}$ 

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}| > 10\text{ mS}$   
typ. 14 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.1 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.0 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 20 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1.1 pFNoise figure at  $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S \text{ opt}$ F typ. 0.7 dB  
< 1.7 dBNoise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S \text{ opt}$ F typ. 1.0 dB  
< 2.0 dBTransducer gain at  $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S \text{ opt};$  $G_L = 0.5\text{ mS}; B_L = B_L \text{ opt}$  $G_{tr}$  typ. 29 dBTransducer gain at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S \text{ opt};$  $G_L = 0.5\text{ mS}; B_L = B_L \text{ opt}$  $G_{tr}$  typ. 26 dB




Fig. 3 Left-hand graph:  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ . Right-hand graph:  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig. 4  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .







Fig. 5  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $f = 1 \text{ kHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .





Measuring conditions:

Fig. 6  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $f = 1 \text{ MHz}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig. 7  $V_{DS} = 10 \text{ V}$ ;  $V_{G1-S} = 0$ ;  $f = 1 \text{ MHz}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Fig. 8  $V_{G2-S} = +4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 1 \text{ MHz}$ ;  
 $T_{amb} = 25 \text{ }^\circ\text{C}$ .

Measuring conditions for Figs 9 to 12:  $V_{DS} = 10 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig. 9.




Fig. 10.




Fig. 11.




Fig. 12.




Fig. 13  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 100 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; circles of typical constant noise figures.





Fig. 14  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = +4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $f = 200 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; circles of typical constant noise figures.



- Resistor values:
- R1 = 200 k $\Omega$
  - R2 = 100 k $\Omega$
  - R3 = 47 k $\Omega$
  - R4 = 750  $\Omega$
  - R5 = 220  $\Omega$

Fig. 15 Automatic gain control test circuit at  $f = 200$  MHz (see also Fig. 16).  
 $V_{DD} = 16$  V;  $G_S = 2$  mA/V;  $G_L = 0,5$  mA/V.




Fig. 16  $V_{DD} = 16$  V;  $f = 200$  MHz;  
 $T_{amb} = 25$  °C; typical values;  
 see also Fig. 15.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF applications, such as VHF television tuners, FM tuners, with 12 V supply voltage.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation $\mu p$ to $T_{amb} = 75^\circ C$	$P_{tot}$	max.	225 mW
Junction temperature	$T_j$	max.	150 $^\circ C$
Transfer admittance at $f = 1$ kHz $I_D = 15$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$ y_{fs} $	typ.	25 mS
Input capacitance at gate 1; $f = 1$ MHz $I_D = 15$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$C_{ig1-s}$	typ.	4.0 pF
Feedback capacitance at $f = 1$ MHz $I_D = 15$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2$ mS; $B_S = B_{S opt}$ $I_D = 15$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V; $f = 200$ MHz	F	typ.	1.2 dB


### MECHANICAL DATA

Dimensions in mm

Fig.1 SOT103.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 75\text{ }^\circ\text{C}$	$P_{tot}$	max.	225 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air  
 mounted on the printed-circuit board (see Fig. 2)

$R_{th\ j-a} = 335\text{ K/W}$

Dimensions in mm



(1) Connection made by a strip or Cu wire.

Fig. 2 Single-sided 35  $\mu\text{m}$  Cu-clad epoxy fibre-glass printed-circuit board, thickness 1,5 mm. Tracks are fully tin-lead plated. Board in horizontal position for  $R_{th}$  measurement.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$ 

Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	<	25 nA
$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	<	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	>	8 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	>	8 to 20 V

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	<	1.3 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	<	1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	>	20 mS
		typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	4.0 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.7 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	2.0 pF
Noise figure at $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.2 dB





Data sheet	
status	Product specification
date of issue	October 1990

# BF988

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic X-package with source and substrate interconnected, intended for VHF and UHF applications, such as television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	225	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	fF
F	noise figure	1	-	dB


# Silicon n-channel dual gate MOS-FET

**BF988**

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

**Silicon n-channel dual gate MOS-FET****BF988****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 75\text{ }^\circ\text{C}$	-	225	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air mounted on the printed circuit board (see Fig.3)	335	K/W

# Silicon n-channel dual gate MOS-FET

BF988



(1) Connection made by a strip or copper wire.

Tracks are fully tin-lead plated. Board in horizontal position for thermal resistance measurement.

Fig.3 Single-sided 35  $\mu$ m copper-clad epoxy fibre-glass printed-circuit board, thickness 1.5 mm.

## Silicon n-channel dual gate MOS-FET

BF988

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA

## DYNAMIC CHARACTERISTICS

Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_s = 2\text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_s = 3.3\text{ mS}$ $B_s = B_{sopt}$	-	1	-	dB

# Silicon n-channel dual gate MOS-FET

**BF988**




Fig.4 Output characteristics;  $V_{G2-S} = 4$  V;  
 $T_{amb} = 25$  °C.




Fig.5 Transfer characteristics;  $V_{DS} = 8$  V;  
 $T_{amb} = 25$  °C.




Fig.6 Drain current as a function of gate 1 voltage;  
 $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.




Fig.7 Transfer admittance as a function of drain current;  
 $V_{DS} = 8$  V;  $T_{amb} = 25$  °C.

Silicon n-channel dual gate MOS-FET

BF988




Fig.8 Transfer admittance as a function of gate 1 voltage;  $V_{DS} = 8\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S} = 4\text{ V}$ ;  $f = 1\text{ MHz}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $f = 1\text{ MHz}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .




Fig.11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS} = 8\text{ V}$ ;  $V_{G1-S} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

Silicon n-channel dual gate MOS-FET

BF988




Fig. 12 Input admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.




Fig. 13 Feedback admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.




Fig. 14 Transfer admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.




Fig. 15 Output admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.



## Silicon n-channel dual gate MOS-FET

BF988




Fig.16 Circles of typical constant noise figures, 200 MHz;  $F_{opt} = 0.6$  dB;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.





Fig.17 Circles of typical constant noise figures, 800 MHz;  $F_{opt} = 1.5$  dB;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.

Silicon n-channel dual gate MOS-FET

BF988



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.  
 L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.  
 Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS.  
 C1 adjusted for  $G_S = 2$  mS.

Fig.18 Gain control test circuit at  $f = 200$  MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.





Fig.19 Automatic gain control characteristics measured in circuit of Fig.18;  $V_{DD} = 12$  V;  $f = 200$  MHz;  $T_{amb} = 25$  °C.

## Silicon n-channel dual gate MOS-FET

BF988



L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing;  $\approx 200$  nH.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.20 Gain control test circuit at  $f = 800$  MHz;  $V_{DD} = 12$  V;  $G_S = 3.3$  mS;  $G_L = 1$  mS.




Fig.21 Automatic gain control characteristics measured in circuit of Fig.20;  $V_{DD} = 12$  V;  $f = 800$  MHz;  $T_{amb} = 25$  °C.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in u.h.f. applications in television tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	1.8 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ.	2.8 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning:


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code:

BF989 = MAp



See also *Soldering recommendations.*

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)

$R_{th\ j-a} = 460\text{ K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

**Gate cut-off currents**

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

**Drain current**

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$		2 to 20 mA
--	-----------	--	------------

**Gate-source breakdown voltages**

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$		6 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$		6 to 20 V

**Gate-source cut-off voltages**

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.7 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.7 V

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 7\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	9.5 mS
		typ.	12 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	1.8 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.0 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	0.9 pF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	1.6 dB
		typ.	2.8 dB





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners with 12 V supply voltage and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ. max.	2.0 dB 3.0 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



#### Marking code

BF990A = M87

Dimensions in mm



7Z85014.7

See also *Soldering recommendations.*

TOP VIEW

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	460 K/W
---	---------------	---	---------




Fig.2 Power derating curve.

### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

gate 1;

 $\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$   $\pm I_{G1-SS}$  max. 25 nA

gate 2;

 $\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$   $\pm I_{G2-SS}$  max. 25 nA

## Gate-source breakdown voltages

gate 1;

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$   $\pm V_{(BR)G1-S}$  8 to 20 V

gate 2;

 $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$   $\pm V_{(BR)G2-S}$  8 to 20 V

## Gate-source cut-off voltages

gate 1;

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$   $-V_{(P)G1-S}$  max. 1.3 V

gate 2;

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$   $-V_{(P)G2-S}$  max. 1.1 V**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}|$  min. 18 mS  
typ. 19 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.6 pF  
max. 3.0 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.4 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 25 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1.2 pFNoise figure at  $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_S\text{ opt}$ F typ. 2.0 dB  
max. 3.0 dB




Fig.3 Output characteristics.  
 $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.




Fig.4 Transfer characteristics.  
 $V_{DS} = 10$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA



Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 800\text{ MHz}$	F	typ.	2.0 dB

### MECHANICAL DATA

Fig.1 SOT143R.

#### Pinning


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



#### Marking code

BF990AR = M85

#### Dimensions in mm



See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	500 K/W
---------------------------------------	---------------	---	---------

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

gate 1; $\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
gate 2; $\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

Gate-source breakdown voltages

gate 1; $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	min.	8 to 20 V
gate 2; $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	min.	8 to 20 V

Gate-source cut-off voltages

gate 1; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; + V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	1.3 V
gate 2; $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	1.1 V

**DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; + V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	18 mS
		typ.	19 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.6 pF
		max.	3.0 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.4 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	1.2 pF
Noise figure at $f = 800\text{ MHz}; G_S = 5\text{ mS}; B_S = B_S\text{ opt}$	F	typ.	2.0 dB

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners and f.m. tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA



Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	20 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	14 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2,1 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	0,7 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code

BF991 = M91



7Z85014.7

See also *Soldering recommendations*.

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	20 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	460 K/W
---	---------------	---	---------




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$   $\pm I_{G1-SS} < 50\text{ nA}$  $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$   $\pm I_{G2-SS} < 50\text{ nA}$ 

## Drain current

 $V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$   $I_{DSS} \quad 4\text{ to }25\text{ mA}$ 

## Gate-source breakdown voltages

 $\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$   $\pm V_{(BR)G1-SS} \quad 6\text{ to }20\text{ V}$  $\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$   $\pm V_{(BR)G2-SS} \quad 6\text{ to }20\text{ V}$ 

## Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$   $-V_{(P)G1-S} < 2,5\text{ V}$  $I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$   $-V_{(P)G2-S} < 2,5\text{ V}$ **DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$  $|Y_{fs}| > 10\text{ mS}$   
typ. 14 mSInput capacitance at gate 1;  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2,1 pFInput capacitance at gate 2;  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1,0 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 20 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1,1 pF

## Noise figure

 $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S\text{ opt}$   $F$  typ. 0,7 dB $F < 1,7\text{ dB}$  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$   $F$  typ. 1,0 dB $F < 2,0\text{ dB}$ 

## Transducer gain (note 1)

 $f = 100\text{ MHz}; G_S = 1\text{ mS}; B_S = B_S\text{ opt};$   $G_{tr}$  typ. 29 dB $G_L = 0,5\text{ mS}; B_L = B_L\text{ opt}$  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt};$   $G_{tr}$  typ. 26 dB $G_L = 0,5\text{ mS}; B_L = B_L\text{ opt}$ **Note**

1. Crystal mounted in a SOT103 envelope.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA



Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	4 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2\text{ mS}$ $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.2 dB

### MECHANICAL DATA

Fig.1 SOT143.

#### Pinning:


- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



Dimensions in mm

Marking code:

BF992 = M92



7285014.7

See also *Soldering recommendations*.

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{th\ j-a} = 460\ \text{K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified**Gate cut-off currents**

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$

$\pm I_{G1-SS}$  max. 25 nA

$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G2-SS}$  max. 25 nA

**Gate-source breakdown voltages**

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS}$  8 to 20 V

$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G2-SS}$  8 to 20 V

**Gate-source cut-off voltages**

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{(P)G1-S}$  0.2 to 1.3 V

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$

$-V_{(P)G2-S}$  0.2 to 1.1 V

**DYNAMIC CHARACTERISTICS****Measuring conditions (common source):**  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$|y_{fs}|$  min. 20 mS  
typ. 25 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$  typ. 4 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$  typ. 1.7 pF

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$  typ. 30 fF  
max. 40 fF

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$  typ. 2 pF

Noise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}$ 

F typ. 1.2 dB




Fig.2 Output characteristics.




Fig.3 Transfer characteristics.




Fig.4 Input admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Output admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.6 Transfer admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Feedback admittance as a function of frequency;  $V_{DS} = 10\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 15\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.8 Transfer admittance as a function of drain current.




Fig.9 Transfer admittance as a function of gate 2 source voltage.





## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in VHF applications, such as VHF television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	40 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ Y_{fs} $	typ.	25 mS
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	30 fF
Noise figure at $G_S = 2\text{ mS}$ $I_D = 15\text{ mA}$ ; $V_{DS} = 10\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	1.2 dB

### MECHANICAL DATA

Dimensions in mm


Marking code

Fig.1 SOT143R.

BF992R = M52

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	40 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{th\ j-a}$	=	500 K/W
---	---------------	---	---------

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$\pm V_{G1-S} = 7\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	25 nA
$\pm V_{G2-S} = 7\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	25 nA

Gate-source breakdown voltages

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	8 to 20 V
$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	8 to 20 V

Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	0.2 to 1.3 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	0.2 to 1.1 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 15\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 

Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	min.	20 mS
		typ.	25 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	4 pF
Input capacitance at gate 2; $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.7 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
		max.	40 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	2 pF
Noise figure at $f = 200\text{ MHz}; G_S = 2\text{ mS}$	F	typ.	1.2 dB

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for VHF applications in television tuners.

The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.5 pF 3.0 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}$ ; $B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}$ ; $V_{DS} = 15\text{ V}$ ; $+V_{G2-S} = 4\text{ V}$ ; $f = 200\text{ MHz}$	F	typ.	1.0 dB

### MECHANICAL DATA

Fig.1 SOT143.


Dimensions in mm

Marking code

BF994S = MGp

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{thj-a} = 460\text{ K/W}$




Fig. 2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

 $\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$  $\pm I_{G1-SS}$  max. 50 nA $\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$  $\pm I_{G2-SS}$  max. 50 nA

## Gate-source breakdown voltages

 $\pm I_{G1-S} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$  $\pm V_{(BR)G1-SS}$  6 to 20 V $\pm I_{G2-S} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$  $\pm V_{(BR)G2-SS}$  6 to 20 V

## Drain current

 $V_{DS} = 15\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$  $I_{DSS}$  4 to 20 mA

## Gate-source cut-off voltages

 $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$  $-V_{(P)G1-S}$  max. 2.5 V $I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$  $-V_{(P)G2-S}$  max. 2.0 V**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .Transfer admittance at  $f = 1\text{ kHz}$  $|y_{fs}|$  min. 15 mS  
typ. 18 mSInput capacitance at gate 1:  $f = 1\text{ MHz}$  $C_{ig1-s}$  typ. 2.5 pF  
max. 3.0 pFInput capacitance at gate 2:  $f = 1\text{ MHz}$  $C_{ig2-s}$  typ. 1.2 pFFeedback capacitance at  $f = 1\text{ MHz}$  $C_{rs}$  typ. 25 fFOutput capacitance at  $f = 1\text{ MHz}$  $C_{os}$  typ. 1.0 pFNoise figure at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}; f = 200\text{ MHz}$  $F$  typ. 1.0 dBPower gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$  $G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$  $G_p$  typ. 25 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for UHF applications in television tuners.

The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1 : $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ. max.	2.3 pF 2.6 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_{S opt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.8 dB

### MECHANICAL DATA

Dimensions in mm



Fig.1 SOT143.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1

#### Marking code

BF996S = MHP



7Z85014.7

TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)	$R_{thj-a}$	=	460 K/W
---	-------------	---	---------




Fig. 2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	50 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	50 nA

## Gate-source breakdown voltages

$\pm I_{G1-S} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20 V
$\pm I_{G2-S} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20 V

## Drain current

$V_{DS} = 15\text{ V}; V_{G1-S} = 0; V_{G2-S} = 4\text{ V}$	$I_{DSS}$	4 to 20 mA
---	-----------	------------

## Gate-source cut-off voltages

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	max.	2.5 V
$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	max.	2.0 V

**DYNAMIC CHARACTERISTICS**Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ .

Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	min.	15 mS
		typ.	18 mS
Input capacitance at gate 1: $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	2.3 pF
		max.	2.6 pF
Input capacitance at gate 2: $f = 1\text{ MHz}$	$C_{ig2-s}$	typ.	1.2 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	25 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	0.8 pF
Noise figure			
$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$	$F$	typ.	1.0 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}$		typ.	1.8 dB
Power gain			
$f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}; G_L = 0.5\text{ mS};$ $B_L = B_L\text{ opt}$	$G_p$	typ.	25 dB
$f = 800\text{ MHz}; G_S = 3.3\text{ mS}; B_S = B_S\text{ opt}; G_L = 1.0\text{ mS};$ $B_L = B_L\text{ opt}$		typ.	18 dB



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 miniature envelope with source and substrate interconnected, intended for u.h.f. and v.h.f. applications, such as u.h.f./v.h.f. television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source and has an integrated drain resistance to suppress oscillation in the frequency range higher than 1 GHz.

This device is especially intended for use in pre-amplifiers in CATV tuners with a large tuning range up to 500 MHz.

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	30 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$	$P_{tot}$	max.	200 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$ y_{fs} $	typ.	18 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{ig1-s}$	typ.	2.5 pF
Feedback capacitance at $f = 1\text{ MHz}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$	$C_{rs}$	typ.	25 fF
Noise figure at $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; f = 200\text{ MHz}$	F	typ.	1.0 dB

### MECHANICAL DATA

Fig.1 SOT143.


#### Pinning:

- 1 = source
- 2 = drain
- 3 = gate 2
- 4 = gate 1



#### Dimensions in mm

#### Marking code:



TOP VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	30 mA
Gate 1 - source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2 - source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air (note 1)  $R_{th\ j-a} = 460\text{ K/W}$




Fig.2 Power derating curve.

**Note**

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified**Gate cut-off currents**

gate 1;

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$

$\pm I_{G1-SS}$  max. 50 nA

gate 2;

$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$

$\pm I_{G2-SS}$  max. 50 nA

**Gate-source breakdown voltages**

gate 1;

$\pm I_{G1-SS} = 10\text{ mA}; V_{G2-S} = V_{DS} = 0$

$\pm V_{(BR)G1-SS}$  6 to 20 V

gate 2;

$\pm I_{G2-SS} = 10\text{ mA}; V_{G1-S} = V_{DS} = 0$

$\pm V_{(BR)G2-SS}$  6 to 20 V

**Gate-source cut-off voltages**

gate 1;

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}$

$-V_{(P)G1-S}$  max. 2.5 V

gate 2;

$I_D = 20\text{ }\mu\text{A}; V_{DS} = 15\text{ V}; V_{G1-S} = 0$

$-V_{(P)G2-S}$  max. 2.0 V

**Drain-source cut-off voltage**

$V_{DS} = 15\text{ V}; V_{G2-S} = 4\text{ V}; V_{G1-S} = 0$

$I_{DSS}$  2 to 20 mA

**DYNAMIC CHARACTERISTICS****Measuring conditions (common source):**  $I_D = 10\text{ mA}; V_{DS} = 15\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ Transfer admittance at  $f = 1\text{ kHz}$ 

$|y_{fs}|$  min. 15 mS  
typ. 18 mS

Input capacitance at gate 1;  $f = 1\text{ MHz}$ 

$C_{ig1-s}$  typ. 2.5 pF

Input capacitance at gate 2;  $f = 1\text{ MHz}$ 

$C_{ig2-s}$  typ. 1.2 pF

Feedback capacitance at  $f = 1\text{ MHz}$ 

$C_{rs}$  typ. 25 fF

Output capacitance at  $f = 1\text{ MHz}$ 

$C_{os}$  typ. 1.0 pF

Noise figure at  $f = 200\text{ MHz}; G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

F typ. 1.0 dB

Power gain at  $G_S = 2\text{ mS}; B_S = B_S\text{ opt}$ 

$G_L = 0.5\text{ mS}; B_L = B_L\text{ opt}; f = 200\text{ MHz}$

$G_p$  typ. 25 dB



Data sheet	
status	Product specification
date of issue	April 1991

# BF998

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	200	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	fF
F	noise figure at 800 MHz	1	-	dB


# Silicon n-channel dual gate MOS-FET

# BF998

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1



## Silicon n-channel dual gate MOS-FET

BF998

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 60\text{ }^\circ\text{C}$ (note 1)	-	200	mW
$P_{tot}$	total power dissipation	$T_{amb} = 50\text{ }^\circ\text{C}$ (note 2)	-	200	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air (note 1)	460	K/W
$R_{th\ j-a}$	from junction to ambient in free air (note 2)	500	K/W

## Notes

- Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
- Device mounted on printed circuit board.



## Silicon n-channel dual gate MOS-FET

BF998

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current (measured under pulse condition)	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA





## DYNAMIC CHARACTERISTICS

Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_s = 2\text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_s = 3.3\text{ mS}$ $B_s = B_{sopt}$	-	1	-	dB





Silicon n-channel dual gate MOS-FET

BF998







Silicon n-channel dual gate MOS-FET

BF998




Silicon n-channel dual gate MOS-FET

BF998



## Silicon n-channel dual gate MOS-FET

BF998



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.

L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.


Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS.

C1 adjusted for  $G_S = 2$  mS.

Fig. 16 Gain control test circuit at  $f = 200$  MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.

Silicon n-channel dual gate MOS-FET

BF998



MCB333

L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing;  $\approx 200$  nH.  
 L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.  
 L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig. 17 Gain control test circuit at  $f = 800$  MHz;  $V_{DD} = 12$  V;  $G_S = 3.3$  mS;  $G_L = 1$  mS.




Fig. 18 Automatic gain control characteristics measured in circuit of Fig. 16;  $V_{DD} = 12$  V;  $f = 200$  MHz;  $T_{amb} = 25$  °C.




Fig. 19 Automatic gain control characteristics measured in circuit of Fig. 17;  $V_{DD} = 12$  V;  $f = 800$  MHz;  $T_{amb} = 25$  °C.





Data sheet	
status	Product specification
date of issue	October 1990

# BF998R

## Silicon n-channel dual gate MOS-FET

### FEATURES

- Short channel transistor with high ratio  $|Y_{fs}|/C_{is}$ .
- Low noise gain controlled amplifier to 1 GHz.

### DESCRIPTION

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as UHF television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
$I_D$	drain current	-	30	mA
$P_{tot}$	total power dissipation	-	200	mW
$T_j$	junction temperature	-	150	°C
$ Y_{fs} $	transfer admittance	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	2.1	-	pF
$C_{rs}$	feedback capacitance	25	-	pF
F	noise figure at 800 MHz	1	-	dB


# Silicon n-channel dual gate MOS-FET

# BF998R

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

## Silicon n-channel dual gate MOS-FET

BF998R

## LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	12	V
$I_D$	drain current (DC or average)		-	30	mA
$\pm I_{G1-S}$	gate 1-source current		-	10	mA
$\pm I_{G2-S}$	gate 2-source current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} = 50\text{ }^\circ\text{C}$ (note 1)	-	200	mW
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient in free air (note 1)	500	K/W

## Notes

1. Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.




Fig.3 Power derating curve.

## Silicon n-channel dual gate MOS-FET

BF998R

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm I_{G1-SS}$	gate 1 cut-off current	$\pm V_{G1-S} = 5\text{ V}$ $V_{G2-S} = V_{DS} = 0$	-	50	nA
$\pm I_{G2-SS}$	gate 2 cut-off current	$\pm V_{G2-S} = 5\text{ V}$ $V_{G1-S} = V_{DS} = 0$	-	50	nA
$\pm V_{(BR)G1-SS}$	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10\text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
$\pm V_{(BR)G2-SS}$	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10\text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
$-V_{(P)G1-S}$	gate 1-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $+V_{G2-S} = 4\text{ V}$	-	2.5	V
$-V_{(P)G2-S}$	gate 2-source cut-off voltage	$I_D = 20\text{ }\mu\text{A}$ $V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$	-	2.0	V
$I_{DSS}$	drain current	$V_{DS} = 8\text{ V}$ $V_{G1-S} = 0$ $+V_{G2-S} = 4\text{ V}$	2	18	mA





## DYNAMIC CHARACTERISTICS

Measuring conditions (common source)  $I_D = 10\text{ mA}$ ;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$ Y_{fs} $	transfer admittance	$f = 1\text{ kHz}$	21	24	-	mS
$C_{ig1-s}$	input capacitance at gate 1	$f = 1\text{ MHz}$	-	2.1	2.5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	-	1.05	-	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	-	25	-	fF
$C_{ig2-s}$	input capacitance at gate 2	$f = 1\text{ MHz}$	-	1.2	-	pF
F	noise figure	$f = 200\text{ MHz}$ $G_s = 2\text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	$f = 800\text{ MHz}$ $G_s = 3.3\text{ mS}$ $B_s = B_{sopt}$	-	1	-	dB

Silicon n-channel dual gate MOS-FET

BF998R



Silicon n-channel dual gate MOS-FET

BF998R




Fig.8 Transfer admittance as a function of gate 1 voltage;  $V_{DS} = 8$  V;  $T_{amb} = 25$  °C.




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $f = 1$  MHz;  $T_{amb} = 25$  °C.




Fig.11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS} = 8$  V;  $V_{G1-S} = 0$ ;  $f = 1$  MHz;  $T_{amb} = 25$  °C.

Silicon n-channel dual gate MOS-FET

BF998R




Fig.12 Input admittance as a function of frequency;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 10\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .




Fig.13 Feedback admittance as a function of frequency;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 10\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .




Fig.14 Transfer admittance as a function of frequency;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 10\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .





Fig.15 Output admittance as a function of frequency;  $V_{DS} = 8\text{ V}$ ;  $V_{G2-S} = 4\text{ V}$ ;  $I_D = 10\text{ mA}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .

Silicon n-channel dual gate MOS-FET

BF998R



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.

L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.

Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS.


C1 adjusted for  $G_S = 2$  mS.

Fig.16 Gain control test circuit at  $f = 200$  MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.



Silicon n-channel dual gate MOS-FET

BF998R



L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing; ≈200 nH.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.17 Gain control test circuit at  $f = 800 \text{ MHz}$ ;  $V_{DD} = 12 \text{ V}$ ;  $G_S = 3.3 \text{ mS}$ ;  $G_L = 1 \text{ mS}$ .




Fig.18 Automatic gain control characteristics measured in circuit of Fig.16;  $V_{DD} = 12 \text{ V}$ ;  $f = 200 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .




Fig.19 Automatic gain control characteristics measured in circuit of Fig.17;  $V_{DD} = 12 \text{ V}$ ;  $f = 800 \text{ MHz}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .



## N-CHANNEL INSULATED GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.

### QUICK REFERENCE DATA

Drain-substrate voltage	$V_{DB}$	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	$I_{DSS}$		10 to 40 mA
Transfer admittance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	$ Y_{fs} $	>	6 mS
Feedback capacitance $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ MHz}$	$C_{rs}$	<	0,7 pF
Noise figure at $f = 200 \text{ MHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$ $G_S = 1 \text{ mS}; B_S = B_{Sopt}$	F	<	5 dB
Equivalent noise voltage at $f = 1 \text{ kHz}$ $I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$	$V_n/\sqrt{B}$	typ.	100 nV/ $\sqrt{\text{Hz}}$




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = drain
- 2 = source
- 3 = gate
- 4 = substrate (b) .  
connected  
to case



Accessories: 56246 (distance disc).

#### Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	$V_{DB}$	max.	30 V
Source-substrate voltage	$V_{SB}$	max.	30 V
Gate-substrate voltage (continuous)	$\pm V_{GB}$	max.	10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; $f > 100$ Hz	$V_{G-N}$	max.	15 V
		min.	-15 V
Drain current (d.c.)	$I_D$	max.	20 mA
Drain current (peak value) $t_p = 20$ ms; $\delta = 0,1$	$I_{DM}$	max.	50 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$		-65 to + 125 °C
Junction temperature	$T_j$	max.	125 °C

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W
--------------------------------------	---------------	---	---------

## CHARACTERISTICS

 $T_j = 25^\circ\text{C}$  unless otherwise specifiedGate currents;  $V_{BS} = 0$ 

$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	10	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0$	$I_{GSS}$	<	10	pA
$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$	$-I_{GSS}$	<	200	pA
$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125^\circ\text{C}$	$I_{GSS}$	<	200	pA

Bulk currents;  $V_{GB} = 0$ 

$-V_{BD} = 30\text{ V}; I_S = 0$	$-I_{BDO}$	<	10	$\mu\text{A}$
$-V_{BS} = 30\text{ V}; I_D = 0$	$-I_{BSO}$	<	10	$\mu\text{A}$

Drain current

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	10 to 40	mA
------------------------------------	-----------	----------	----

Gate-source voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{GS}$	0.5 to 3.5	V
---	-----------	------------	---

Gate-source cut-off voltage

$I_D = 100\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	4	V
---	--------------	---	---	---

y parameters

 $I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; T_{amb} = 25^\circ\text{C}$ 



Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $	>	6	mS
Output admittance at $f = 1\text{ kHz}$	$ y_{os} $	<	0.4	mS
Input capacitance at $f = 1\text{ MHz}$	$C_{is}$	<	5	pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	<	0.7	pF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	<	3	pF




Noise figure at  $f = 200\text{ MHz}$  $I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; T_{amb} = 25^\circ\text{C}$ 





$G_S = 1\text{ mS}; B_S = B_{Sopt}$	F	<	5	dB
-------------------------------------	---	---	---	----

Equivalent noise voltage  $T_{amb} = 25^\circ\text{C}$ 



$I_D = 5\text{ mA}; V_{DS} = 15\text{ V}; f = 120\text{ Hz}$	$V_n/\sqrt{B}$	typ.	300	$\text{nV}/\sqrt{\text{Hz}}$
$T_{amb} = 25^\circ\text{C}$ $f = 1\text{ kHz}$	$V_n/\sqrt{B}$	typ.	100	$\text{nV}/\sqrt{\text{Hz}}$
$f = 10\text{ kHz}$	$V_n/\sqrt{B}$	typ.	35	$\text{nV}/\sqrt{\text{Hz}}$













## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS


Planar epitaxial symmetrical junction field effect transistor in a microminiature plastic envelope. It is intended for low level general purpose amplifiers in thick and thin-film circuits.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25	V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	mW
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	4	1 mA
		max.	10	5 mA
Transfer admittance (common source) $I_D = 1\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	min.	1.0	1.5 mS
		max.	4.0	4.5 mS

### MECHANICAL DATA

Fig. 1 SOT-23.



Note: Drain and source are interchangeable.

See also *Soldering recommendations*.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25	V
Drain current	$I_D$	max.	10	mA
Gate current	$I_G$	max.	5	mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient*	$R_{th\ j-a}$	=	430	K/W
---------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			BFR30	BFR31	
Gate cut-off current					
$-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	0.2	0.2	nA
Drain current					
$V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	4	1	mA
		max.	10	5	mA
Gate-source voltage					
$I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$-V_{GS}$	min.	0.7	0	V
		max.	3.0	1.3	V
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	max.	4.0	2.0	V
Gate-source cut-off voltage					
$I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	max.	5	2.5	V
<b>y parameters</b>					
Transfer admittance at $f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$					
$I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	min.	1.0	1.5	mS
		max.	4.0	4.5	mS
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$ Y_{fs} $	min.	0.5	0.75	mS
Output admittance at $f = 1\text{ kHz}$					
$I_D = 1\text{ mA}; V_{DS} = 10\text{ V}$	$ Y_{os} $	max.	40	25	$\mu\text{S}$
$I_D = 200\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$ Y_{os} $	max.	20	15	$\mu\text{S}$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

y parameters (continued)

Input capacitance at  $f = 1$  MHz

$I_D = 1$  mA;  $V_{DS} = 10$  V

$I_D = 200$   $\mu$ A;  $V_{DS} = 10$  V

Feedback capacitance at  $f = 1$  MHz;  $T_{amb} = 25$   $^{\circ}$ C

$I_D = 1$  mA;  $V_{DS} = 10$  V

$I_D = 200$   $\mu$ A;  $V_{DS} = 10$  V

Equivalent noise voltage

$I_D = 200$   $\mu$ A;  $V_{DS} = 10$  V

$B = 0.6$  to 100 Hz

			BFR30	BFR31	
$C_{is}$	max.	4	4	4	pF
$C_{is}$	max.	4	4	4	pF
$C_{rs}$	max.	1.5	1.5	1.5	pF
$C_{rs}$	max.	1.5	1.5	1.5	pF
$V_n$	max.	0.5	0.5	0.5	$\mu$ V




Fig.2 Power derating curve.




Fig.3.




Fig.4.




Fig.5.




Fig.6.




Fig.7.




Fig.8.






Fig.9.




Fig.10.




Fig.11.




Fig.12.




Fig.13.




Fig. 14.




Fig. 15.



## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a metal TO-72 envelope with source and substrate connected to the case, intended for a wide range of v.h.f. applications, such as v.h.f. television tuners, f.m. tuners, as well as for applications in communication, instrumentation and control.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

The tetrode configuration, a series arrangement of two gate controlled channels, offers:

- very low feedback capacitance providing the possibility of more than 40 dB gain control in r.f. amplifiers requiring negligible a.g.c. power.
- excellent signal handling capability over the entire gain control range.
- low noise figure combined with high gain.



### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$	max.	300 mW
Junction temperature	$T_j$	max.	175 °C
Transfer admittance at $f = 1$ kHz $I_D = 10$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$ y_{fs} $	typ.	15 mS
Input capacitance at gate 1; $f = 1$ MHz $I_D = 10$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$C_{ig1-s}$	typ.	5.5 pF
Feedback capacitance at $f = 1$ MHz $I_D = 10$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V	$C_{rs}$	typ.	30 fF
Noise figure at optimum source admittance $I_D = 10$ mA; $V_{DS} = 10$ V; $+V_{G2-S} = 4$ V $G_S = 1.2$ mA; $-B_S = 5.7$ mS; $f = 200$ MHz	F	typ.	2.3 dB

### MECHANICAL DATA

Fig.1 TO-72.


Source and substrate connected to the case.



Dimensions in mm

**Pinning:**

- 1 = drain
- 2 = gate 2
- 3 = gate 1
- 4 = source



Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20 V
Drain current (DC or average)	$I_D$	max.	50 mA
Drain current (peak value)	$I_{DM}$	max.	100 mA
Gate 1-source current	$\pm I_{G1-S}$	max.	10 mA
Gate 2-source current	$\pm I_{G2-S}$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	500 K/W
--------------------------------------	---------------	---	---------

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

## Gate cut-off currents

$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0$	$\pm I_{G1-SS}$	max.	10 nA
$\pm V_{G1-S} = 5\text{ V}; V_{G2-S} = V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$\pm I_{G1-SS}$	max.	10 $\mu\text{A}$
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0$	$\pm I_{G2-SS}$	max.	10 nA
$\pm V_{G2-S} = 5\text{ V}; V_{G1-S} = V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$\pm I_{G2-SS}$	max.	10 $\mu\text{A}$

## Gate-source breakdown voltages

$\pm I_{G1-SS} = 0.1\text{ mA}; V_{G2-S} = V_{DS} = 0$	$\pm V_{(BR)G1-SS}$	6 to 20 V
$\pm I_{G2-SS} = 0.1\text{ mA}; V_{G1-S} = V_{DS} = 0$	$\pm V_{(BR)G2-SS}$	6 to 20 V

## Drain current

$V_{DS} = 10\text{ V}; V_{G1-S} = 0; +V_{G2-S} = 4\text{ V}$	$I_{DSS}$	20 to 55 mA
--	-----------	-------------

## Gate 1-source voltage

$I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{G1-SS}$	0.6 to 2.1 V
--	--------------	--------------

## Gate-source cut-off voltages

$I_D = 10\text{ } \mu\text{A}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}$	$-V_{(P)G1-S}$	1.5 to 3.8 V
$I_D = 10\text{ } \mu\text{A}; V_{DS} = 10\text{ V}; V_{G1-S} = 0$	$-V_{(P)G2-S}$	1.5 to 3.4 V



## DYNAMIC CHARACTERISTICS

Measuring conditions (common source):  $I_D = 10\text{ mA}; V_{DS} = 10\text{ V}; +V_{G2-S} = 4\text{ V}; T_{amb} = 25\text{ }^\circ\text{C}$ 



Transfer admittance at $f = 1\text{ kHz}$	$ Y_{fs} $	min.	12 mS
		typ.	15 mS
Input capacitance at gate 1; $f = 1\text{ MHz}$	$C_{ig1-s}$	typ.	5.5 pF
Feedback capacitance at $f = 1\text{ MHz}$	$C_{rs}$	typ.	30 fF
Output capacitance at $f = 1\text{ MHz}$	$C_{os}$	typ.	3.5 pF
Noise figure at optimum source admittance	F	typ.	1.9 dB
$G_S = 0.95\text{ mS}; -B_S = 5.0\text{ mS}; f = 100\text{ MHz}$	F	typ.	2.3 dB
$G_S = 1.20\text{ mS}; -B_S = 5.7\text{ mS}; f = 200\text{ MHz}$	F	max.	3.0 dB
Cross modulation at $f = 200\text{ MHz}$			
Wanted signal at $f_o = 197.5\text{ MHz}$			
Unwanted signal at $f_{int} = 202.5\text{ MHz}$			
Interference voltage at $g_1$ for $K = 1\%$	$V_{int}$	typ.	100 mV (note 1)

## Note

1. Cross modulation is defined here as the voltage at  $g_1$  of an unwanted signal with 80% modulation depth, giving 0.8% modulation depth on the wanted signal (a.m. definition).







circles of constant noise figure



Data sheet	
status	Product specification
date of issue	October 1990

# BFR200

## N-channel junction field-effect transistor

### FEATURES

- Ultra-low leakage performance ( $-I_{GSS}$  max. 3 pA); important for use in highly sensitive equipment, such as burglar alarms, infrared sensors, etc.
- Insensitive to radio frequency interference (RFI), owing to an integrated low pass filter.
- Input protected against successive voltage surges by a forward and reverse integrated diode.
- Low LF noise performance (20 nV/ $\sqrt{\text{Hz}}$ ).

### DESCRIPTION

Silicon asymmetrical n-channel junction FET in a surface mount SOT143 envelope, with an integrated RC low pass filter and two anti-parallel diodes connected to the gate. It is designed primarily for use as a source follower in infrared detectors, burglar alarms, electret microphones, smoke alarms and radiation detectors.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	30	V
$I_{DSS}$	drain current	0.2	3.5	mA
$-V_{GS(off)}$	gate-source cut-off voltage	0.5	2	V


# N-channel junction field-effect transistor

# BFR200

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING

PIN	DESCRIPTION
1	gate
2	common
3	source
4	drain

Marking: BFR200 = M20

**N-channel junction field-effect transistor****BFR200****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	30	V
$-V_{GSO}$	gate-source voltage		-	30	V
$-V_{GDO}$	gate-drain voltage		-	30	V
$I_D$	drain current	DC	-	20	mA
$I_G$	forward gate current	DC	-	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	250	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

**Notes**

1. Mounted on FR4 printboard.

**N-channel junction field-effect transistor****BFR200****STATIC CHARACTERISTICS**T<sub>j</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	V <sub>DS</sub> = 0 -I <sub>G</sub> = 1 μA	30	-	-	V
I <sub>DSS</sub>	drain current	V <sub>DS</sub> = 6 V V <sub>GS</sub> = 0	0.2	-	3.5	mA
-I <sub>GSS</sub>	gate-source leakage current (note 1)	-V <sub>GS</sub> = 6 V V <sub>DS</sub> = 0 V <sub>GC</sub> = 0	-	-	3	μA
-V <sub>GS(off)</sub>	gate-source cut-off voltage	I <sub>D</sub> = 0.1 μA V <sub>DS</sub> = 6 V	0.5	-	2	V
V <sub>F</sub>	diode forward voltage	±I <sub>F</sub> = 10 mA	0.7	-	1.2	V
R <sub>D</sub>	drain resistance		-	800	-	Ω
R <sub>S</sub>	source resistance		-	180	-	Ω

**Notes**

1. Based on level I, AQL 1.5%.

**DYNAMIC CHARACTERISTICS**T<sub>j</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Y <sub>fs</sub>	transfer admittance	V <sub>DS</sub> = 6 V V <sub>GS</sub> = 0	1.3	-	-	mS
Y <sub>os</sub>	output admittance	V <sub>DS</sub> = 6 V V <sub>GS</sub> = 0	-	40	-	μS
C <sub>iss</sub>	input capacitance (note 1)	V <sub>DS</sub> = 6 V V <sub>GS</sub> = 0 V <sub>GC</sub> = 0 f = 1 MHz	-	-	6	pF
C <sub>GC</sub>	diode capacitance	V <sub>GC</sub> = 0 drain and source grounded	-	3	-	pF
C <sub>D</sub>	drain decoupling capacitance	V <sub>DC</sub> = 0 gate and source grounded	-	8	-	pF
C <sub>S</sub>	source decoupling capacitance	V <sub>SC</sub> = 0 gate and drain grounded	-	8	-	pF

**Notes**

1. Value is inclusive of the capacitance of the diodes.

## N-CHANNEL SILICON FET



Symmetrical n-channel silicon epitaxial planar junction field-effect transistor in a microminiature plastic envelope. The transistor is intended for low level general purpose amplifiers in thick and thin-film circuits.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250 mW
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0,2 mA
		<	1,5 mA
Transfer admittance (common source) $I_D = 0,2\text{ mA}; V_{DS} = 10\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	>	0,5 mS
Equivalent noise voltage $V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; B = 0,6\text{ to }100\text{ Hz}$	$V_n$	<	0,5 $\mu\text{V}$

### MECHANICAL DATA

Fig. 1 SOT-23.




### Marking code

BFT46 = M3

### Pinning

- 1 = drain
- 2 = source
- 3 = gate



**Note :** Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	$I_D$	max.	10 mA
Gate current	$I_G$	max.	5 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient*	$R_{th\ j-a}$	=	430 K/W
---------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off current $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0,2 nA
Drain current $V_{DS} = 10\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	0,2 mA
		<	1,5 mA
Gate-source voltage $I_D = 50\text{ }\mu\text{A}; V_{DS} = 10\text{ V}$	$-V_{GS}$	>	0,1 V
		<	1,0 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 10\text{ V}$	$-V_{(P)GS}$	<	1,2 V
y-parameters at $f = 1\text{ kHz}; V_{DS} = 10\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$			
Transfer admittance	$ y_{fs} $	>	1,0 mS
Output admittance	$ y_{os} $	<	10 $\mu\text{S}$
$V_{DS} = 10\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^\circ\text{C}$			
Transfer admittance	$ y_{fs} $	>	0,5 mS
Output admittance	$ y_{os} $	<	5 $\mu\text{S}$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.



Input capacitance at  $f = 1 \text{ MHz}$ ;

$V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$

$C_{is} < 5 \text{ pF}$

Feedback capacitance at  $f = 1 \text{ MHz}$ ;

$V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$

$C_{rs} < 1,5 \text{ pF}$

Equivalent noise voltage

$V_{DS} = 10 \text{ V}$ ;  $I_D = 200 \text{ } \mu\text{A}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$

$B = 0,6 \text{ to } 100 \text{ Hz}$

$V_n < 0,5 \text{ } \mu\text{V}$




Fig.2 Power derating curve.




Fig. 3 Typical values.  $V_{DS} = 10$  V;  $T_j = 25$  °C.




Fig. 4 Typical values.  $V_{DS} = 10$  V.




Fig. 5 Correlation between  $-V_{(P)GS}$  and  $I_{DSS}$ .  $V_{DS} = 10$  V;  $T_j = 25$  °C.




Fig. 6




Fig. 7




Fig. 8

Fig. 6  $|y_{fs}|$  versus  $I_D$ .  
 $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C.

Fig. 7  $|y_{os}|$  versus  $I_D$ .  
 $V_{DS} = 10$  V;  $f = 1$  kHz;  $T_{amb} = 25$  °C.

Fig. 8  $|y_{os}|$  versus  $V_{DS}$ .  
 $I_D = 0,4$  mA;  $f = 1$  kHz;  $T_{amb} = 25$  °C.




Fig. 9




Fig. 10




Fig. 11

Fig. 9 Typical values.  
 $V_{DS} = 10$  V,  $T_{amb} = 25$  °C.

Fig. 10 Typical values.  
 $V_{DS} = 10$  V,  $T_{amb} = 25$  °C.

Fig. 11  $I_{GSS}$  versus  $T_j$ .  
 $-V_{GSS} = 10$  V;  $V_{DS} = 0$ .




Fig. 12  $V_{DS} = 10$  V;  $I_D = 0,2$  mA;  $T_{amb} = 25$  °C.




Fig. 13  $V_{DS} = 10$  V;  $I_D = 0,2$  mA;  $T_{amb} = 25$  °C.



# N-channel silicon field-effect transistors

## BFU308/309/310

### FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a TO-18 envelope. They are intended for use in UHF/VHF amplifiers, oscillators and mixers.

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

### PINNING - TO-18

PIN	DESCRIPTION
1	source
2	drain
3	gate

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10 \text{ V};$ $V_{GS} = 0$			
	BFU308		12	60	mA
	BFU309		12	30	mA
	BFU310		24	60	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50 \text{ }^\circ\text{C}$	–	275	mW
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_D = 1 \text{ } \mu\text{A}$			
	BFU308		1	6.5	V
	BFU309		1	4	V
	BFU310		2	6.5	V
$Y_{fs}$	common-source transfer admittance	$V_{DS} = 10 \text{ V};$ $I_D = 10 \text{ mA}$	10	–	mS

# N-channel silicon field-effect transistors

BFU308/309/310

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC value	-	50	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50\text{ }^\circ\text{C}$	-	275	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	360	K/W

### Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead minimum 10 x 10 mm.



# N-channel silicon field-effect transistors

## BFU308/309/310

### STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	–	–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10\text{ V};$ $V_{GS} = 0$				
	BFU308		12	–	60	mA
	BFU309		12	–	30	mA
	BFU310		24	–	60	mA
$-I_{GSS}$	reverse gate leakage current	$-V_{GS} = 15\text{ V};$ $V_{DS} = 0$	–	–	1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0;$ $I_G = 1\text{ mA}$	–	–	1	V
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10\text{ V};$ $I_D = 1\text{ }\mu\text{A}$				
	BFU308		1	–	6.5	V
	BFU309		1	–	4	V
	BFU310		2	–	6.5	V
$R_{DS(on)}$	drain-source on-resistance	$V_{DS} = 100\text{ mV};$ $V_{GS} = 0$	–	50	–	$\Omega$
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA}$	10	–	–	mS
$ Y_{os} $	common-source output admittance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA}$	–	–	250	$\mu\text{S}$

# N-channel silicon field-effect transistors

BFU308/309/310





## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 10\text{ V};$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	3	5	pF
		$V_{DS} = 10\text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25\text{ }^\circ\text{C}$	6	—	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0;$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	1.3	2.5	pF
$g_{is}$	common-source input conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	200	—	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	3	—	mS
$g_{fs}$	common-source transfer conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	13	—	mS
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	12	—	mS
$-g_{rs}$	common-source feedback conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	30	—	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	450	—	$\mu\text{S}$
$g_{os}$	common-source output conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	150	—	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	400	—	$\mu\text{S}$
$\bar{e}_n$	equivalent input noise voltage	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ Hz}$	6	—	$\frac{nV}{\sqrt{Hz}}$





# N-channel silicon field-effect transistors

BFU308/309/310







N-channel silicon field-effect transistors

BFU308/309/310





N-channel silicon field-effect transistors

BFU308/309/310





# N-channel silicon field-effect transistors

## BFU308/309/310







N-channel silicon field-effect transistors

BFU308/309/310



# N-channel silicon field-effect transistors

BFU308/309/310






N-channel silicon field-effect transistors

BFU308/309/310

PACKAGE OUTLINE



Dimensions in mm.

Gate connected to case.

Drain and source are interchangeable.

Fig.22 TO-18.



## N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are designed for broad band amplifiers (0 to 300 MHz). Their very low noise at low frequencies makes these devices very suitable for differential amplifiers, electro-medical and nuclear detector preamplifiers.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	mW
			<b>BFW10</b>	<b>BFW11</b>
Drain current				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	$>$	8	4 mA
		$<$	20	10 mA
Gate-source cut-off voltage				
$I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	$<$	8	6 V
Feedback capacitance at $f = 1\text{ MHz}$				
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	$<$	0,80	0,80 pF
Transfer admittance (common source)				
$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 200\text{ MHz}$	$ y_{fs} $	$>$	3,2	3,2 mS
Noise figure at $V_{DS} = 15\text{ V}; V_{GS} = 0$				
$f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$	F	$<$	2,5	2,5 dB
Equivalent noise voltage				
$f = 10\text{ Hz}$	$V_n/\sqrt{B}$	$<$	75	75 nV/ $\sqrt{\text{Hz}}$




### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead connected to case



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	20 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**



From junction to ambient	$R_{thj-a}$	=	590 K/W
--------------------------	-------------	---	---------




## CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified



		BFW10	BFW11
Gate cut-off currents			
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	$< 0.1$	0.1 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	$< 0.5$	0.5 $\mu\text{A}$
Drain current*			
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	$> 8$ $< 20$	4 mA 10 mA
Gate-source voltage			
$I_D = 400\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	$> 2.0$ $< 7.5$	V V
$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	$>$ $<$	1.25 V 4.0 V
Gate source cut-off voltage			
$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	$< 8$	6 V
y parameters			
$V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$ $f = 1\text{ kHz}$			
Transfer admittance	$ y_{fs} $	$> 3.5$ $< 6.5$	3.0 mS 6.5 mS
Output admittance	$ y_{os} $	$< 85$	50 $\mu\text{S}$
$f = 1\text{ MHz};$ input capacitance	$C_{is}$	typ. 4 $< 5$	4 pF 5 pF
Feedback capacitance	$C_{rs}$	typ. 0.6 $< 0.80$	0.6 pF 0.80 pF
$f = 200\text{ MHz};$ transfer admittance	$ y_{fs} $	$> 3.2$	3.2 mS
Input capacitance	$g_{is}$	$< 800$	800 $\mu\text{S}$
Output capacitance	$g_{os}$	$< 200$	100 $\mu\text{S}$
Noise figure at $f = 100\text{ MHz}; R_G = 1\text{ k}\Omega$ $V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$ input tuned to minimum noise	F	$< 2.5$	2.5 dB
Equivalent noise voltage $V_{DS} = 15\text{ V}; V_{GS} = 0; T_{amb} = 25\text{ }^\circ\text{C}$ $f = 10\text{ Hz}$	$V_n\sqrt{B}$	$< 75$	75 $\text{nV}\sqrt{\text{Hz}}$

\* Measured under pulsed conditions.











BFW10  
BFW11














BFW10  
BFW11





BFW10  
BFW11







## N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are intended for battery powered equipment and other low current-low voltage applications.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	V
Total power dissipation up to $T_{amb} = 110\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	150	mW
			<b>BFW12</b>	<b>BFW13</b>
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	$>$	1	0,2 mA
		$<$	5	1,5 mA
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	$<$	2,5	1,2 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	$<$	0,80	0,80 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; f = 1\text{ kHz}$	$ Y_{fs} $	$>$	0,5	0,5 mS
Equivalent noise voltage $V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$ $B = 0,6\text{ to }100\text{ Hz}$	$V_n$	$<$	0,5	0,5 $\mu\text{V}$



### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead connected to case



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30 V
Drain current	$I_D$	max.	10 mA
Gate current	$I_G$	max.	5 mA
Total power dissipation up to $T_{amb} = 85\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	150 mW
Storage temperature range	$T_{stg}$		-65 to +175 $^{\circ}\text{C}$
Junction temperature	$T_j$	max.	175 $^{\circ}\text{C}$
<b>THERMAL RESISTANCE</b>			
From junction to ambient	$R_{th\ j-a}$	=	590 K/W



**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified**Gate cut-off currents**

$-V_{GS} = 10\text{ V}; V_{DS} = 0$

	BFW12	BFW13
$-I_{GSS}$	< 0.1	0.1 nA

$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$

$-I_{GSS}$	< 0.1	0.1 $\mu\text{A}$
------------	-------	-------------------

**Drain current <sup>1)</sup>**

$V_{DS} = 15\text{ V}; V_{GS} = 0$

$I_{DSS}$	> 1	0.2 mA
	< 5	1.5 mA

**Gate-source voltage**

$I_D = 50\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$

$-V_{GS}$	> 0.5	0.1 V
	< 2.0	1.0 V

**Gate-source cut-off voltage**

$I_D = 0.5\text{ nA}; V_{DS} = 15\text{ V}$

$-V_{(P)GS}$	< 2.5	1.2 V
--------------	-------	-------

**y parameters at  $f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$** 

$V_{DS} = 15\text{ V}; V_{GS} = 0$

Transfer admittance

$ y_{fs} $	> 2.0	1.0 mS
------------	-------	--------

Output admittance

$ y_{os} $	< 30	10 $\mu\text{S}$
------------	------	------------------

$V_{DS} = 15\text{ V}; I_D = 500\text{ }\mu\text{A}$

Transfer admittance

$ y_{fs} $	> 1.5	- mS
------------	-------	------

Output admittance

$ y_{os} $	< 10	- $\mu\text{S}$
------------	------	-----------------

$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}$

Transfer admittance

$ y_{fs} $	> 0.5	0.5 mS
------------	-------	--------

Output admittance

$ y_{os} $	< 5	5 $\mu\text{S}$
------------	-----	-----------------

$f = 1\text{ MHz}; T_{amb} = 25\text{ }^\circ\text{C}$

$V_{DS} = 15\text{ V}; V_{GS} = 0$

Input capacitance

$C_{iss}$	< 5	5 pF
-----------	-----	------

Feedback capacitance

$C_{rs}$	< 0.80	0.80 pF
----------	--------	---------

**Equivalent noise voltage**



$V_{DS} = 15\text{ V}; I_D = 200\text{ }\mu\text{A}; T_{amb} = 25\text{ }^\circ\text{C}$




$B = 0.6\text{ to }100\text{ Hz}$

$V_n$	< 0.5	0.5 $\mu\text{V}$
-------	-------	-------------------



<sup>1)</sup> Measured under pulsed conditions.




BFW12  
BFW13








BFW12  
BFW13





BFW12  
BFW13









## N-CHANNEL SILICON FET

Symmetrical n-channel silicon planar epitaxial junction field-effect transistor in a TO-72 metal envelope with the shield lead connected to the case. The transistor is designed for general purpose amplifiers.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	300 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 20 mA
Gate-source cut-off voltage $I_D = 1.0\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	8 V
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 15\text{ V}; V_{GS} = 0$	$C_{rs}$	<	2.0 pF
Transfer admittance (common source) $V_{DS} = 15\text{ V}; V_{GS} = 0; f = 10\text{ MHz}$	$ y_{fs} $	>	1.6 mS




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = shield lead connected to case



Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	25 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	25 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	25 V
Drain current	$I_D$	max.	20 mA
Gate current	$I_G$	max.	10 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^\circ\text{C}$
Junction temperature	$T_j$	max.	175 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	590 K/W
--------------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate cut-off currents

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	1.0 nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	1.0 $\mu\text{A}$

Drain current\*

$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$		2 to 20 mA
------------------------------------	-----------	--	------------

Gate-source voltage

$I_D = 200\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$		0.5 to 7.5 V
--	-----------	--	--------------

Gate-source cut-off voltage

$I_D = 1.0\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	<	8 V
---	--------------	---	-----

y-parameters (common source)

$V_{DS} = 15\text{ V}; V_{GS} = 0$			
Transfer admittance at $f = 1\text{ kHz}$	$ y_{fs} $		2.0 to 6.5 mS
at $f = 10\text{ MHz}$		>	1.6 mS

Output admittance at  $f = 1\text{ kHz}$

$ y_{os} $	<	85 $\mu\text{S}$
------------	---	------------------

Input capacitance at  $f = 1\text{ MHz}$

$C_{is}$	<	6 pF
----------	---	------

Feedback capacitance at  $f = 1\text{ MHz}$

$C_{rs}$	<	2,0 pF
----------	---	--------

\* Measured under pulse conditions.

Data sheet	
status	Product specification
date of issue	February 1991

# BS107

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High speed switching
- No secondary breakdown

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92 variant

PIN	DESCRIPTION
1	source
2	gate
3	drain

**Note:** Other pinnings are available on request.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	drain current	150	mA
$R_{DS(on)}$	drain-source on-resistance	28	$\Omega$
$V_{GS(th)}$	gate threshold voltage	2.4	V

# N-channel enhancement mode vertical D-MOS transistor

BS107

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	150	mA
$I_{DM}$	drain current	peak	-	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	830	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient	150	K/W

# N-channel enhancement mode vertical D-MOS transistor

BS107

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\text{ }\mu\text{A}$	200	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\text{ V}$ $V_{GS} = 0$	-	-	30	nA
$I_{DSX}$	drain-source leakage current	$V_{DS} = 70\text{ V}$ $V_{GS} = 0.2\text{ V}$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	-	10	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ $V_{GS} = 2.6\text{ V}$	-	20	28	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 150\text{ mA}$ $V_{GS} = 10\text{ V}$	-	14	-	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ $V_{DS} = 15\text{ V}$	90	180	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	2	10	ns
$t_{off}$	switching-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	4	20	ns

# N-channel enhancement mode vertical D-MOS transistor

**BS107**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Typical output characteristics;  $T_j = 25^\circ\text{C}$ .








Fig.5 Typical transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  $T_j = 25^\circ\text{C}$ .

# N-channel enhancement mode vertical D-MOS transistor

**BS107**




**N-channel enhancement mode vertical  
D-MOS transistor****BS107**

Fig.10 Power derating curve.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.6 W
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.4 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS





### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Note: Various pinnings are available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	500 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.6 W
Storage temperature	$T_{stg}$		-55 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 130\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	30 nA
Gate-source leakage current $V_{GS} = 15\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	10 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.0 V 3.0 V
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.4 $\Omega$
$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.2 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ.	45 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ.	15 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ.	3.5 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ.	5 ns 15 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



# N-channel enhancement mode vertical D-MOS transistor

BS108

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
1	source
2	gate
3	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	DC drain current	250	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig. 1 Simplified outline (TO-92 variant) and symbol.

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	250	mA
$I_{DM}$	peak drain current		–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25^\circ\text{C}$ (note 1)	–	1	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	125 K/W

## Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 x 10 mm



# N-channel enhancement mode vertical D-MOS transistor

BS108

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 2.8\text{ V}$	–	5	8	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	200	400	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	50	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns



## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features:

- Very low  $R_{DSon}$ .
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage	$V_{GS}$	max.	15 V
Drain current (DC)	$I_D$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	830 mW
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}; I_D = 200\text{ mA}$	$R_{DSon}$	max.	5 $\Omega$


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pin configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V <sub>DS</sub>	max.	60 V
Drain-gate voltage	V <sub>DG</sub>	max.	60 V
Gate-source voltage	V <sub>GS</sub>	max.	15 V
Drain current (DC) at T <sub>c</sub> = 25 °C	I <sub>D</sub>	max.	500 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	830 mW
Storage temperature range	T <sub>stg</sub>		-55 to +150 °C
Junction temperature	T <sub>j</sub>	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient	R <sub>th j-a</sub>	=	150 K/W
--------------------------	---------------------	---	---------

**CHARACTERISTICS**T<sub>j</sub> = 25 °C unless otherwise specified

Drain-source breakdown voltage V <sub>GS</sub> = 0; I <sub>D</sub> = 100 μA	V(BR)DS	min. typ.	60 V 90 V
Gate threshold voltage V <sub>GS</sub> = V <sub>DS</sub> ; I <sub>D</sub> = 1 mA	V <sub>GS(th)</sub>	min. max.	0.8 V 3.0 V
Gate-source leakage current V <sub>GS</sub> = 15 V; V <sub>DS</sub> = 0	I <sub>GSoff</sub>	max.	10 nA
Drain cut-off current V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	I <sub>DSS</sub>	max.	0.5 μA
Drain-source ON-resistance (note 1) V <sub>GS</sub> = 10 V; I <sub>D</sub> = 200 mA	R <sub>DSON</sub>	typ. max.	2.5 Ω 5.0 Ω
Forward transconductance (note 1) V <sub>DS</sub> = 10 V; I <sub>D</sub> = 200 mA; f = 1 kHz	g <sub>fs</sub>	typ.	200 mS
Capacitances at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.	25 pF 40 pF
	C <sub>os</sub>	typ. max.	22 pF 30 pF
	C <sub>rs</sub>	typ. max.	6 pF 10 pF
Switching times at I <sub>D</sub> = 200 mA I <sub>D</sub> = 200 mA; V <sub>DS</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	t <sub>on</sub>	typ. max.	4 ns 10 ns
	t <sub>off</sub>	typ. max.	4 ns 10 ns

**Note**1. t<sub>p</sub> = 80 μs; δ = 0,01.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	February 1991

# BS208

## P-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Direct interface to C-MOS
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel vertical D-MOS transistor in a TO-92 envelope and intended for use in relay, high-speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	-	20	V
$-I_D$	drain current	DC	-	-	0.2	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	-	0.83	W
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	14	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	-	mS

# P-channel enhancement mode vertical D-MOS transistor

## BS208

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$-I_D$	drain current	DC	-	0.2	A
$-I_{DM}$	drain current	peak value	-	0.6	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	0.83	W
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{thj-a}$	from junction to ambient	150	K/W




Fig.2 Power derating curve.

# P-channel enhancement mode vertical D-MOS transistor

## BS208



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-V_{GS} = 0$ $-I_D = 10\text{ }\mu\text{A}$	200	-	-	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 130\text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 70\text{ V}$ $-V_{GS} = 0.2\text{ V}$	-	-	25	$\mu\text{A}$
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	-	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ $-I_D = 1\text{ mA}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	-	14	$\Omega$
$ Y_{fs} $	transfer admittance	$-V_{DS} = 25\text{ V}$ $-I_D = 200\text{ mA}$	100	200	-	mS
$C_{iss}$	input capacitances	note 1	-	55	90	pF
$C_{oss}$	output capacitance	note 1	-	20	30	pF
$C_{rss}$	feedback capacitance	note 1	-	5	15	pF
$t_{on}$	turn-on time	note 2	-	5	10	ns
$t_{off}$	turn-off time	note 2	-	20	30	ns

### Notes

1. Measured at  $f = 1\text{ MHz}$ ;  $-V_{DS} = 25\text{ V}$ ;  $V_{GS} = 0$ .
2.  $-V_{GS} = 0$  to  $10\text{ V}$ ;  $-I_D = 250\text{ mA}$ ;  $-V_{DD} = 50\text{ V}$ .



# P-channel enhancement mode vertical D-MOS transistor

**BS208**




Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.6 Typical transfer characteristic;  $V_{DS} = -10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .

# P-channel enhancement mode vertical D-MOS transistor

## BS208




Fig.9 Temperature coefficient of drain-source on-resistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical } R_{DS(on)} \text{ at } 200 \text{ mA}/10 \text{ V};$$




Fig.10 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}; \text{ typical } V_{GS(th)} \text{ at } 1 \text{ mA}.$$





## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	45 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	9 $\Omega$
		max.	14 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	45 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak value)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{thj-a}$	=	150 K/W
-----------------------------------	-------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	45 V
Drain-source leakage current $-V_{DS} = 25\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	0.5 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	20 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.0 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	9 $\Omega$ 14 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 40\text{ V}; -V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ.	4 ns 10 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



## MOSFET N-CANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type. The transistor is sealed in a TO-72 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

### Applications:

- analog and/or digital switch
- switch driver
- convertor
- chopper

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	20	V
Gate-source voltage	$V_{GS}$	max.	+ 15 - 40	V V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (free air)	$P_{tot}$	max.	275	mW
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 1\text{ mA}$	$R_{DSon}$	max.	30	$\Omega$
Feedback capacitance $V_{GS} = V_{BS} = -5\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	0.6	pF




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate
- 4 = substrate (b)  
connected to case



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	V
Source-drain voltage	$V_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	V
Source-substrate voltage	$V_{SB}$	max.	25	V
Gate-substrate voltage	$V_{GB}$	max.	+ 15	V
			- 15	V
Gate-source voltage	$V_{GS}$	max.	+ 15	V
			- 40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ in free air	$P_{tot}$	max.	275	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	360	K/W
--------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_S = 10\text{ nA}$	$V_{(BR)DSX}$	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	min.	25	V
Source-substrate breakdown voltage $V_{GB} = 0; I_S = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}$	$I_{DSoff}$	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = -5\text{ V}; V_{SD} = 10\text{ V}$	$I_{SDoff}$	typ.	1.0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0; V_{GB} = \pm 15\text{ V}$	$I_{GBS}$	max.	10	nA
Forward transconductance at $f = 1\text{ kHz}$ $V_{DS} = 10\text{ V}; V_{SB} = 0; I_S = 20\text{ mA}$	$g_{fs}$	min.	10	mS
		typ.	15	mS

Gate-source cut-off voltage

$V_{DS} = 10 \text{ V}; V_{SB} = 0;$   
 $I_D = 10 \mu\text{A}$

$-V_{(P)GS}$  max. 2.0 V

Drain-source ON-resistance

$I_D = 1 \text{ mA}; V_{SB} = 0$   
 $V_{GS} = 5 \text{ V}$

$r_{DSon}$  typ. 25  $\Omega$   
 max. 50  $\Omega$

$V_{GS} = 10 \text{ V}$

$r_{DSon}$  typ. 15  $\Omega$   
 max. 30  $\Omega$

Capacitances at  $f = 1 \text{ MHz}$  (see Fig. 2)

$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$

Feed-back capacitance

$C_{rss}$  typ. 0.6 pF

Input capacitance

$C_{iss}$  typ. 2.3 pF

Output capacitance


$C_{oss}$  typ. 1.9 pF

Switching times (see Fig. 3)

$V_{DD} = 10 \text{ V}; V_i = -5 \text{ to } +5 \text{ V}$

$t_{on}$  typ. 1.0 ns

$t_{off}$  typ. 5.0 ns




7Z90791

Fig. 2 Capacitances model.


$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$

$$C_{oss} = C_{gd} + C_{bd}$$

$$C_{rss} = C_{gd}$$



7Z90790



7Z87626

Fig. 3 Switching times and input and output waveforms;  
 $R_i = 50 \Omega; t_r < 0.5 \text{ ns}; t_f < 1.0 \text{ ns}; t_p = 20 \text{ ns}; \delta < 0.01.$





# MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type. The transistor is sealed in a SOT-143 envelope and features a low ON-resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

**Applications:**

- analog and/or digital switch
- switch driver
- convertor
- chopper

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	20	V
Gate-source voltage	$V_{GS}$	max.	+ 15 - 40	V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	230	mW
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$
Drain-source ON-resistance $V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 1\text{ mA}$	$R_{DSon}$	max.	30	$\Omega$
Feed-back capacitance $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	0.6	pF




**MECHANICAL DATA**

Dimensions in mm

Fig. 1 SOT-143.

Marking code: M32

Pinning;  
1 = substrate (b)  
2 = source  
3 = drain  
4 = gate



TOP VIEW

Note: Drain and source are interchangeable

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	V
Source-drain voltage	$V_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	V
Source-substrate voltage	$V_{SB}$	max.	25	V
Gate-substrate voltage	$V_{GB}$	max.	$\pm 25$	V
Gate-source voltage	$V_{GS}$	max.	+ 15 - 40	V V
Drain current (DC)	$I_D$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	230	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	125	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air*	$R_{th\ j-a}$	=	430	K/W
---------------------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_S = 10\text{ nA}$	$V_{(BR)DSX}$	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	min.	25	V
Source-substrate breakdown voltage $V_{GB} = 0; I_S = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5\text{ V}; V_{DS} = 10\text{ V}$	$I_{DSoff}$	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = 5\text{ V}; V_{SD} = 10\text{ V}$	$I_{SDoff}$	typ.	1.0	nA
Gate-substrate leakage current $V_{DB} = V_{SB} = 0; V_{GB} = \pm 15\text{ V}$	$I_{GBS}$	max.	10	nA

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

Forward transconductance at  $f = 1 \text{ kHz}$   
 $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$

9fs min. 10 mS  
 typ. 15 mS

Gate-source cut-off voltage  
 $V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 10 \mu\text{A}$

$-V_{(P)GS}$  max. 2.0 V

Drain-source ON-resistance  
 $I_D = 1 \text{ mA}; V_{SB} = 0; V_{GS} = 5 \text{ V}$

$R_{DSon}$  typ. 25  $\Omega$   
 max. 50  $\Omega$

$V_{GS} = 10 \text{ V}$

$R_{DSon}$  typ. 15  $\Omega$   
 max. 30  $\Omega$

Capacitances at  $f = 1 \text{ MHz}$   
 $V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$   
 Feed-back capacitance

$C_{rss}$  typ. 0.6 pF

Input capacitance

$C_{iss}$  typ. 1.5 pF

Output capacitance

$C_{oss}$  typ. 1.0 pF

Switching times (see Fig. 3)  
 $V_{DD} = 10 \text{ V}; V_i = -5 \text{ V to } +5 \text{ V}$

$t_{on}$  typ. 1.0 ns  
 $t_{off}$  typ. 5.0 ns




Fig. 2 Capacitances model.

$$C_{iss} = C_{gs} + C_{gd} + C_{gb}$$

$$C_{oss} = C_{gd} + C_{bd}$$

$$C_{rss} = C_{gd}$$





Fig. 3 Switching times and input and output waveforms;  
 $R_i = 50 \Omega; t_r < 0.5 \text{ ns}; t_f < 1.0 \text{ ns}; t_p = 20 \text{ ns}; \delta < 0.01$ .



## MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTORS

Symmetrical insulated gate silicon MOS field-effect transistor of the N-channel enhancement mode type. These transistors are hermetically sealed in a TO-72 envelope and feature a low ON-resistance, high switching speed and low capacitances.

The types BSD213 and BSD215 are protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

### Applications:

- analogue and/or digital switch
- switch driver
- converters
- choppers

### QUICK REFERENCE DATA

		BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	$V_{DS}$ max.	10	10	20	20	V
Gate-source voltage	$V_{GS}$ max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Drain current (DC)	$I_D$ max.	50				mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (free air)	$P_{tot}$ max.	275				mW
Drain-source resistance $I_D = 1\text{ mA}; V_{SB} = 0; V_{GS} = 15\text{ V}$	$R_{DS(on)}$ typ.	25				$\Omega$
Feedback capacitance $V_{GS} = V_{BS} = -15\text{ V};$ $V_{DS} = 10\text{ V}; f = 1\text{ MHz}$	$C_{rss}$ typ.	0,6				pF
Junction temperature	$T_j$ max.	125				$^\circ\text{C}$

### MECHANICAL DATA

See next page.




**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-72.

**Pinning**

- 1 = source
- 2 = drain
- 3 = gate
- 4 = substrate (b)  
connected to case



(1) Diode protection on types BSD213 and BSD215 only.

BSD212 and BSD214 have no protection diode.

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	$V_{DS}$	max.	10	10	20	20	V
Source-drain voltage	$V_{SD}$	max.	10	10	20	20	V
Drain-substrate voltage	$V_{DB}$	max.	15	15	25	25	V
Source-substrate voltage	$V_{SB}$	max.	15	15	25	25	V
Gate-substrate voltage	$V_{GB}$	max.	$\pm 40$	$\pm 15$	$\pm 40$	$\pm 15$	V
Gate-source voltage	$V_{GS}$	max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Gate-drain voltage	$V_{GD}$	max.	$\pm 40$	+ 15 - 30	$\pm 40$	+ 15 - 40	V
Drain current (DC)	$I_D$	max.	50				mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$ (free air)	$P_{tot}$	max.	275				mW
Storage temperature range	$T_{stg}$		-65 to + 175				$^\circ\text{C}$
Junction temperature	$T_j$	max.	125				$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	360	K/W
--------------------------	---------------	---	-----	-----

**CHARACTERISTICS**

T<sub>amb</sub> = 25 °C unless otherwise specified

		BSD212	BSD213	BSD214	BSD215	
Drain-source breakdown voltage V <sub>GS</sub> = V <sub>BS</sub> = -5 V; I <sub>S</sub> = 10 nA	V <sub>(BR)DSX</sub> >	10	10	20	20	V
Source-drain breakdown voltage V <sub>GD</sub> = V <sub>BD</sub> = -5 V; I <sub>D</sub> = 10 nA	V <sub>(BR)SDX</sub> >	10	10	20	20	V
Drain-substrate breakdown voltage V <sub>GB</sub> = 0; I <sub>D</sub> = 10 nA; open source	V <sub>(BR)DBO</sub> >	15	15	25	25	V
Source-substrate breakdown voltage V <sub>GB</sub> = 0; I <sub>S</sub> = 10 nA; open drain	V <sub>(BR)SBO</sub> >	15	15	25	25	V
Drain-source leakage current V <sub>GS</sub> = V <sub>BS</sub> = -5 V; V <sub>DS</sub> = 10 V	I <sub>DSoff</sub> typ.	1,0	1,0	—	—	nA
V <sub>GS</sub> = V <sub>BS</sub> = -5 V; V <sub>DS</sub> = 20 V	I <sub>DSoff</sub> typ.	—	—	1,0	1,0	nA
Source-drain leakage current V <sub>GD</sub> = V <sub>BD</sub> = -5 V; V <sub>SD</sub> = 10 V	I <sub>SDoff</sub> typ.	1,0	1,0	—	—	nA
V <sub>GD</sub> = V <sub>BD</sub> = -5 V; V <sub>SD</sub> = 20 V	I <sub>SDoff</sub> typ.	—	—	1,0	1,0	nA
Gate-substrate leakage current V <sub>DB</sub> = V <sub>SB</sub> = 0; V <sub>GB</sub> = ± 40 V	I <sub>GBS</sub> <	0,1	—	0,1	—	nA
V <sub>DB</sub> = V <sub>SB</sub> = 0; V <sub>GB</sub> = ± 15 V	I <sub>GBS</sub> <	—	10	—	10	nA
Threshold voltage V <sub>DS</sub> = V <sub>GS</sub> = V <sub>GS(th)</sub> V <sub>SB</sub> = 0; I <sub>S</sub> = 1 μA	V <sub>GS(th)</sub>	0,1 to 2,0				V

		BSD212	BSD213	BSD214	BSD215	
Drain-source resistance I <sub>D</sub> = 1,0 mA; V <sub>SB</sub> = 0; V <sub>GS</sub> = 5 V	R <sub>DS(on)</sub> typ. <	50 70	50 70	50 70	50 70	Ω Ω
V <sub>GS</sub> = 10 V	R <sub>DS(on)</sub> typ. <	30 45	30 45	30 45	30 45	Ω Ω
V <sub>GS</sub> = 15 V	R <sub>DS(on)</sub> typ.	25	25	25	25	Ω
V <sub>GS</sub> = 25 V	R <sub>DS(on)</sub> typ.	15		15		Ω

**DYNAMIC CHARACTERISTICS**

Forward transconductance at f = 1 kHz V <sub>DS</sub> = 10 V; V <sub>SB</sub> = 0; I <sub>D</sub> = 20 mA	g <sub>fs</sub> >		15 10			mS
Capacitance at f = 1 MHz (see Fig. 2) V <sub>GS</sub> = V <sub>BS</sub> = -15 V; V <sub>DS</sub> = 10 V						
Feed-back capacitance	C <sub>rss</sub> typ.		0,6			pF
Input capacitance	C <sub>iss</sub> typ.		2,3			pF
Output capacitance	C <sub>oss</sub> typ.		1,9			pF

DYNAMIC CHARACTERISTICS (continued)




Fig. 2 Capacitances model.

$$C_{iss} = C_{GS} + C_{GD} + C_{GB}$$

$$C_{oss} = C_{GD} + C_{BD}$$

$$C_{rss} = C_{GD}$$

Switching times (see Fig. 3)

$V_{DD} = 10\text{ V}; V_i = -5\text{ V to }+5\text{ V}$

$t_{on}$	typ.	1,0	ns
$t_{off}$	typ.	5,0	ns





Fig. 3 Switching times test circuit and input and output waveforms.

Pulse generator:

$R_i = 50\ \Omega$

$t_r < 0,5\text{ ns}$

$t_f < 1,0\text{ ns}$

$t_p = 20\text{ ns}$

$\delta < 0,01$



# N-channel depletion mode vertical D-MOS transistors

## BSD254; BSD254A; BSD254AR

### FEATURES

- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel depletion mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
<b>BSD254</b>	
1	gate
2	drain
3	source
<b>BSD254A</b>	
1	source
2	gate
3	drain
<b>BSD254AR</b>	
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$I_D$	DC drain current		–	200	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	0.85	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ ; $V_{GS} = 0$	–	20	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\text{ }\mu\text{A}$ ; $V_{DS} = 60\text{ V}$	–1.65	–0.75	V




Fig.1 Simplified outline and symbol.

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	200	mA
$I_{DM}$	peak drain current		–	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ ; note 1	–	0.85	W
$T_{stg}$	storage temperature		–65	+150	$^{\circ}\text{C}$
$T_j$	operating junction temperature		–	150	$^{\circ}\text{C}$

# N-channel depletion mode vertical D-MOS transistors

## BSD254; BSD254A; BSD254AR

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th \text{ j-a}}$	from junction to ambient; note 1	145 K/W

### Note

- Device mounted on an epoxy printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm x 10 mm.

### STATIC CHARACTERISTICS

$T_j = 25^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10 \mu\text{A}; V_{GS} = -3 \text{ V}$	250	–	V
$I_{DSX}$	drain-source cut-off leakage current	$V_{DS} = 200 \text{ V}; V_{GS} = -3 \text{ V}$	–	100	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	–	100	nA
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100 \mu\text{A}; V_{DS} = 60 \text{ V}$	-1.65	-0.75	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}$	-1.4	-0.6	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 0$	–	20	$\Omega$
		$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}$	–	12	$\Omega$
$I_{DSS}$	drain saturation current	$V_{DS} = 25 \text{ V}; V_{GS} = 0$	70	–	mA
$ Y_{fs} $	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ $f = 1 \text{ MHz}$	–	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ $f = 1 \text{ MHz}$	–	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ $f = 1 \text{ MHz}$	–	15	pF
<b>Switching times (see Figs 2 and 3)</b>					
$t_{on}$	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = -3 \text{ to } +5 \text{ V}$	–	10	ns
$t_{off}$	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = +5 \text{ to } -3 \text{ V}$	–	30	ns

N-channel depletion mode vertical D-MOS transistors

BSD254; BSD254A; BSD254AR




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.





Fig.4 Power derating curve.







V<sub>GS</sub> = -3 V; f = 1 MHz; T<sub>i</sub> = 25 °C.

Fig.5 Capacitance as a function of drain-source voltage, typical values.

# N-channel depletion mode vertical D-MOS transistors

## BSD254; BSD254A; BSD254AR



N-channel depletion mode vertical D-MOS transistors

BSD254; BSD254A; BSD254AR





Fig.10 Transient thermal resistance from junction to ambient as a function of pulse time; typical values.





$\delta = 0.01$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

(1)  $R_{DS(on)}$  limitation.

Fig.11 SOAR curve.

N-channel depletion mode  
vertical D-MOS transistors

BSD254; BSD254A; BSD254AR



# N-channel silicon field-effect transistors

## BSJ108; BSJ109; BSJ110

### FEATURES

- High-speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage.

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a TO-18 envelope, designed for use in such applications as analog switches, choppers, commutators, etc.

### PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$I_{DSS}$	drain current				
	BSJ108		80	-	mA
	BSJ109		40	-	mA
	BSJ110		10	-	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50\text{ }^\circ\text{C}$	-	275	mW
$R_{DS(on)}$	drain-source on-resistance	$V_{DS} = 0.1\text{ V}; V_{GS} = 0$			
	BSJ108		-	8	$\Omega$
	BSJ109		-	12	$\Omega$
	BSJ110		-	18	$\Omega$
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}; V_{DS} = 5\text{ V}$			
	BSJ108		3	10	V
	BSJ109		2	6	V
	BSJ110		0.5	4	V




Fig.1 Simplified outline (TO-18) and symbol.

# N-channel silicon field-effect transistors

BSJ108; BSJ109; BSJ110

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$-V_{GSO}$	gate-source voltage	open drain	–	25	V
$-V_{GDO}$	gate-drain voltage	open source	–	25	V
$I_G$	DC forward gate current		–	50	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50\text{ }^\circ\text{C}$	–	275	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	360 K/W

### Note

- Device mounted on printed circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm x 10 mm.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	–	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}; V_{DS} = 5\text{ V}$			
	BSJ108		3	10	V
	BSJ109		2	6	V
	BSJ110		0.5	4	V
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}; V_{GS} = 0$			
	BSJ108		80	–	mA
	BSJ109		40	–	mA
	BSJ110		10	–	mA
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}; V_{DS} = 0$	–	3	nA
$I_{DSX}$	drain-source cut-off current	$V_{DS} = 5\text{ V}; -V_{GS} = 10\text{ V}$	–	3	nA
$R_{DS(on)}$	drain-source on-resistance	$V_{DS} = 0.1\text{ V}; V_{GS} = 0$			
	BSJ108		–	8	$\Omega$
	BSJ109		–	12	$\Omega$
	BSJ110		–	18	$\Omega$



# N-channel silicon field-effect transistors

## BSJ108; BSJ109; BSJ110

### DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{iss}$	input capacitance	$V_{DS} = 0; -V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	15	30	pF
		$V_{DS} = 0; -V_{GS} = 0;$ $T_{amb} = 25\text{ }^\circ\text{C}; f = 1\text{ MHz}$	50	85	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 0; -V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times; test conditions: <math>V_{DD} = 1.5\text{ V}; V_{GS} = 0</math> to <math>V_{GS(on)}</math>; <math>R_L = 100\text{ }\Omega</math>; <math>-V_{GS(off)} = 12\text{ V}</math> (BSJ108),  <math>7\text{ V}</math> (BSJ109) and <math>5\text{ V}</math> (BSJ110); (see also Figs 2 and 3)</b>					
$t_{on}$	turn-on time		4	–	ns
$t_{off}$	turn-off time		6	–	ns
$t_d$	delay time		2	–	ns
$t_s$	storage time		4	–	ns




Fig.2 Switching times test circuit.

N-channel silicon field-effect transistors

BSJ108; BSJ109; BSJ110




Fig.3 Input and output waveforms.

# N-channel enhancement mode vertical D-MOS transistors

## BSN10; BSN10A

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use in general purpose fast switching applications.

### PINNING

PIN	DESCRIPTION
BSN10	
1	gate
2	drain
3	source
BSN10A	
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	DC drain current	175	mA
$R_{DS(on)}$	drain-source on-resistance	15	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig.1 Simplified outline (TO-92) and symbol.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	50	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	175	mA
$I_{DM}$	peak drain current		–	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25^\circ\text{C}$ (note 1)	–	830	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	150 K/W

### Note

1. Device mounted on a printed circuit board, maximum lead length 4 mm.



# N-channel enhancement mode vertical D-MOS transistors

BSN10; BSN10A

## CHARACTERISTICS





$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	50	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 40\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	–	8	15	$\Omega$
		$I_D = 100\text{ mA}; V_{GS} = 5\text{ V}$	–	12	20	$\Omega$
		$I_D = 10\text{ mA}; V_{GS} = 2.5\text{ V}$	–	18	30	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 100\text{ mA}; V_{DS} = 10\text{ V}$	40	80	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	8	15	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	7	15	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	2	5	pF
<b>Switching times</b>						
$t_{on}$	turn-on time	$I_D = 100\text{ mA}; V_{DD} = 20\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	2	5	ns
$t_{off}$	turn-off time	$I_D = 100\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns





N-channel enhancement mode vertical D-MOS transistors

BSN10; BSN10A



N-channel enhancement mode  
vertical D-MOS transistors

BSN10; BSN10A



# N-channel enhancement mode vertical D-MOS transistors

## BSN12; BSN12A

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use in general purpose small-signal fast switching applications.

### PINNING

PIN	DESCRIPTION
BSN12	
1	gate
2	drain
3	source
BSN12A	
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	DC drain current	150	mA
$R_{DS(on)}$	drain-source on-resistance	30	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig.1 Simplified outline (TO-92) and symbol.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	50	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	150	mA
$I_{DM}$	peak drain current		–	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	830	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	150 K/W

### Note

1. Device mounted on a printed circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm x 10 mm.



N-channel enhancement mode vertical D-MOS transistors

BSN12; BSN12A

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	50	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 40\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	–	12	20	$\Omega$
		$I_D = 100\text{ mA}; V_{GS} = 5\text{ V}$	–	20	30	$\Omega$
		$I_D = 10\text{ mA}; V_{GS} = 2.5\text{ V}$	–	30	50	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 100\text{ mA}; V_{DS} = 10\text{ V}$	30	60	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	6	10	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	5	10	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	1	3	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 100\text{ mA}; V_{DD} = 20\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	–	4	ns
$t_{off}$	turn-off time	$I_D = 100\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	–	8	ns





# N-channel enhancement mode vertical D-MOS transistor

**BSN20**

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a surface-mounted device in thin and thick film circuits and in general purpose fast switching applications.

## PINNING

PIN	DESCRIPTION
1	gate
2	source
3	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	DC drain current	100	mA
$R_{DS(on)}$	drain-source on-resistance	15	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V



## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	50	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	100	mA
$I_{DM}$	peak drain current		–	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	300	mW
		up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 2)	–	250	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	430 K/W
$R_{th\ j-a}$	from junction to ambient (note 2)	500 K/W

## Notes

1. Transistor mounted on a ceramic substrate, 10 x 8 x 0.7 mm.
2. Transistor mounted on a printed circuit board.

# N-channel enhancement mode vertical D-MOS transistor

BSN20



## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	50	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 40\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	–	8	15	$\Omega$
		$I_D = 100\text{ mA}; V_{GS} = 5\text{ V}$	–	14	20	$\Omega$
		$I_D = 10\text{ mA}; V_{GS} = 2.5\text{ V}$	–	18	30	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 100\text{ mA}; V_{DS} = 10\text{ V}$	40	80	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	8	15	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	7	15	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	2	5	pF





### Switching times

$t_{on}$	turn-on time	$I_D = 100\text{ mA}; V_{DD} = 20\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	2	5	ns
$t_{off}$	turn-off time	$I_D = 100\text{ mA}; V_{DD} = 20\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns




N-channel enhancement mode vertical D-MOS transistor

BSN20



N-channel enhancement mode  
vertical D-MOS transistor

BSN20




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$$

Typical  $R_{DS(on)}$  at 100 mA/10 V.

(1)  $I_D = 10 \text{ mA}$ ;  $V_{GS} = 2.5 \text{ V}$ .

(2)  $I_D = 100 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ .

Fig. 8 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$$

Typical  $V_{GS(th)}$  at 1 mA.

Fig. 9 Temperature coefficient of gate-source threshold voltage.

# N-channel enhancement mode vertical D-MOS transistor

BSN22

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a surface-mounted device in general purpose small-signal fast switching applications.

## PINNING

PIN	DESCRIPTION
Code: M18	
1	gate
2	source
3	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	DC drain current	100	mA
$R_{DS(on)}$	drain-source on-resistance	50	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig. 1 Simplified outline (SOT23) and symbol.

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	50	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	100	mA
$I_{DM}$	peak drain current		–	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

## Note

1. Transistor mounted on an FR-4 printboard.



# N-channel enhancement mode vertical D-MOS transistor

BSN22

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	50	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 40\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 10\text{ V}$	–	12	20	$\Omega$
		$I_D = 100\text{ mA}; V_{GS} = 5\text{ V}$	–	20	30	$\Omega$
		$I_D = 10\text{ mA}; V_{GS} = 2.5\text{ V}$	–	30	50	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 100\text{ mA}; V_{DS} = 10\text{ V}$	30	60	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	6	10	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	5	10	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	1	3	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 100\text{ mA}; V_{DD} = 20\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	–	4	ns
$t_{off}$	turn-off time	$I_D = 100\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	–	8	ns



Data sheet	
status	Product specification
date of issue	December 1990

# BSN204/BSN204A

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 (BSN204)

PIN	DESCRIPTION
1	source
2	gate
3	drain

### PINNING - TO-92 (BSN204A)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		200	V
$I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100 \text{ mA}$ $V_{GS} = 2.8 \text{ V}$	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	1.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

## N-channel enhancement mode vertical D-MOS transistor

## BSN204/BSN204A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	250	mA
$I_{DM}$	drain current	peak value	–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	1	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

## BSN204/BSN204A



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\ \text{V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.4	1	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\ \text{mA}$ $V_{GS} = 2.8\ \text{V}$	–	5	8	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\ \text{mA}$ $V_{DS} = 25\ \text{V}$	200	400	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	50	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	20	30	ns

**N-channel enhancement mode  
vertical D-MOS transistor**

**BSN204/BSN204A**



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown
- Low  $R_{DS\ on}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25\ ^\circ C$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 400\ mA; V_{GS} = 10\ V$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $I_D = 400\ mA; V_{DS} = 25\ V$	$ y_{fs} $	min. typ.	200 mS 350 mS

### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92 variant.


#### Pinning

##### BSN205

- 1 = gate
- 2 = drain
- 3 = source

##### BSN205A

- 1 = source
- 2 = gate
- 3 = drain



Note: various pinout configurations available.

7Z70994.4

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

### THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4 $\Omega$ 6 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	15 pF 25 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	3.5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. max. typ. max.	5 ns 10 ns 15 ns 20 ns

### Note

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTORS

N-channel enhancement mode vertical D-MOS transistors in TO-92 variant envelope and designed for use as line current interrupters in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DS(on)}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	250 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$	max.	1 W
Drain-source on-resistance $I_D = 300 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DS(on)}$	typ. max.	5.0 $\Omega$ 7.0 $\Omega$
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V


### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92 variant.




#### Pinning (BSN254)

- 1 = gate
- 2 = drain
- 3 = source



#### Pinning (BSN254A)

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinnings are available on request.

7Z70994.4

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	250 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-65\text{ to }+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

### THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	250 V
Drain-source leakage current $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.0 V
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	5.0 $\Omega$ 7.0 $\Omega$
$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	$R_{DS(on)}$	max.	10 $\Omega$
Transfer admittance $I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 400 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	65 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 15 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	5 ns 10 ns
	$t_{off}$	typ. max.	20 ns 30 ns

### Note

1. Device mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.6 Transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.8 Capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;  
 $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ;  
typical values.

Data sheet	
status	Product specification
date of issue	October 1990

# BSN274/BSN274A

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc., due to low threshold voltage
- High speed switching
- No secondary breakdown

### DESCRIPTION

Silicon n-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	270	V
$I_D$	drain current (DC)	250	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	threshold voltage	2	V


# N-channel enhancement mode vertical D-MOS transistor

**BSN274/BSN274A**

## MECHANICAL DATA



## PIN CONFIGURATION



## PINNING (BSN274)

PIN	DESCRIPTION
1	gate
2	drain
3	source

## PINNING (BSN274A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

**Note:** Other pinnings are available on request.

## N-channel enhancement mode vertical D-MOS transistor

## BSN274/BSN274A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	270	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	250	mA
$I_{DM}$	drain current	peak	-	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain leads minimum 10 mm x 10 mm.

# N-channel enhancement mode vertical D-MOS transistor

## BSN274/BSN274A

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\text{ }\mu\text{A}$	270	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 220\text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\text{ mA}$ $V_{GS} = 10\text{ V}$	-	6.5	8	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ $V_{GS} = 2.4\text{ V}$	-	9	14	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ $V_{DS} = 25\text{ V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	5	10	ns
$t_{off}$	switching-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	-	20	30	ns

**N-channel enhancement mode vertical  
D-MOS transistor**

**BSN274/BSN274A**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.





# N-channel enhancement mode vertical D-MOS transistors

## BSN304; BSN304A

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
<b>BSN304</b>	
1	gate
2	drain
3	source
<b>BSN304A</b>	
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	
$V_{DS}$	drain-source voltage		–	300	V
$I_D$	DC drain current		–	250	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	1	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\text{ mA};$ $V_{GS} = 10\text{ V}$	–	8	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ mA};$ $V_{GS} = V_{DS}$	0.8	2	V



# N-channel enhancement mode vertical D-MOS transistors

BSN304; BSN304A

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	300	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	250	mA
$I_{DM}$	peak drain current		–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ ; note 1	–	1	W
$T_{stg}$	storage temperature		–65	+150	$^\circ\text{C}$
$T_J$	operating junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ ja}$	from junction to ambient; note 1	125 K/W

### Note

- Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.

## STATIC CHARACTERISTICS

 $T_J = 25\text{ }^\circ\text{C}$  unless otherwise specified.





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ ; $V_{GS} = 0$	300	–	–	V
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ ; $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$	0.8	–	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\text{ mA}$ ; $V_{GS} = 10\text{ V}$	–	6.7	8	$\Omega$
		$I_D = 20\text{ mA}$ ; $V_{GS} = 2.4\text{ V}$	–	7.9	14	$\Omega$
$I_{DSS}$	drain-source leakage current	$V_{DS} = 240\text{ V}$ ; $V_{GS} = 0$	–	–	100	nA
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ ; $V_{DS} = 25\text{ V}$	200	380	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	57	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	15	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	2.6	15	pF

### Switching times (see Figs 2 and 3)

$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 0\text{ to }10\text{ V}$	–	2.5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 10\text{ to }0\text{ V}$	–	17	30	ns





N-channel enhancement mode vertical D-MOS transistors

BSN304; BSN304A





N-channel enhancement mode vertical D-MOS transistors

BSN304; BSN304A




N-channel enhancement mode vertical D-MOS transistors

BSN304; BSN304A



N-channel enhancement mode  
vertical D-MOS transistors

BSN304; BSN304A




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$$

Typical R<sub>DS(on)</sub>;

- (1) I<sub>D</sub> = 250 mA; V<sub>GS</sub> = 10 V.
- (2) I<sub>D</sub> = 20 mA; V<sub>GS</sub> = 2.4 V.

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$$

Fig.13 Temperature coefficient of gate-source threshold voltage.

# N-channel enhancement mode vertical D-MOS transistor

BSP89

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a surface-mounted device in line current interruptors in telephone sets and for application in relay, high speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
Code: BSP89	
1	gate
2	drain
3	source
4	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	DC drain current	350	mA
$R_{DS(on)}$	drain-source on-resistance	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V



## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	350	mA
$I_{DM}$	peak drain current		–	1.4	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3 K/W

## Note

1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.

# N-channel enhancement mode vertical D-MOS transistor

BSP89

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	240	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 60\text{ V}; V_{GS} = 0$	–	–	200	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.8	–	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 340\text{ mA}; V_{GS} = 10\text{ V}$	–	4	6	$\Omega$
		$I_D = 340\text{ mA}; V_{GS} = 4.5\text{ V}$	–	–	10	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 340\text{ mA}; V_{DS} = 25\text{ V}$	140	350	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	65	140	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	–	5	9	pF
<b>Switching times (see Figs 3 and 4)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns




Fig.2 Power derating curve.




Fig.3 Switching times test circuit.



N-channel enhancement mode  
vertical D-MOS transistor

BSP89




Fig.4 Input and output waveforms.



# P-channel enhancement mode vertical D-MOS transistor

**BSP92**

## FEATURES

- Low threshold voltage  $V_{GS(th)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION


P-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a surface-mounted device in line current interruptor in telephone sets and for application in relay, high speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$-V_{DS}$	drain-source voltage	240	V
$-I_D$	DC drain current	180	mA
$R_{DS(on)}$	drain-source on-resistance	20	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	1.8	V



## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	DC drain current		–	180	mA
$-I_{DM}$	peak drain current		–	720	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3 K/W

## Note

1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

BSP92

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	240	-	-	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 200\text{ V}; V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	-	-	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.8	-	2	V
$-V_{GS}$	gate-source voltage	$-I_D = 50\text{ mA}; -V_{DS} = 5\text{ V}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 180\text{ mA}; -V_{GS} = 10\text{ V}$	-	10	20	$\Omega$
		$-I_D = 100\text{ mA}; -V_{GS} = 5\text{ V}$	-	-	18	$\Omega$
		$-I_D = 25\text{ mA}; -V_{GS} = 2.8\text{ V}$	-	-	20	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 180\text{ mA}; -V_{DS} = 25\text{ V}$	100	200	-	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}; V_{GS} = 0; f = 1\text{ MHz}$	-	6	15	pF
<b>Switching times (see Figs 3 and 4)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	-	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	-	20	30	ns





Fig.2 Power derating curve.



$-V_{DD} = 50\text{ V.}$

Fig.3 Switching times test circuit.

# P-channel enhancement mode vertical D-MOS transistor


**BSP92**

Fig.4 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	October 1990

# BSP106

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Very low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	60	V
$I_D$	drain current	DC value	425	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 200 \text{ mA}$ $V_{GS} = 10 \text{ V}$	4	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION



## N-channel enhancement mode vertical D-MOS transistor

## BSP106

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$V_{DG}$	drain-gate voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage		–	20	V
$I_D$	drain current	DC value	–	425	mA
$I_{DM}$	drain current	peak value	–	850	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–55	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm;  
mounting pad for the drain lead minimum 6 cm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

## BSP106

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
		$V_{DS} = 25\text{ V}$ $V_{GS} = 0$	–	–	0.5	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15\text{ V}$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 200\text{ mA}$ $V_{GS} = 10\text{ V}$	–	2.5	4	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\text{ mA}$ $V_{DS} = 10\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	2	5	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10$	–	10	15	ns

# N-channel enhancement mode vertical D-MOS transistor

## BSP106




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics; T<sub>j</sub> = 25 °C.

# N-channel enhancement mode vertical D-MOS transistor

**BSP106**





**N-channel enhancement mode  
vertical D-MOS transistor****BSP106**

Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  $V_{GS(th)}$  at 1 mA.

**N-channel enhancement mode  
vertical D-MOS transistor**

**BSP106**

**PACKAGE OUTLINE**





Data sheet	
status	Product specification
date of issue	October 1990

# BSP107

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Direct interface to C-MOS, TTL, etc., due to low threshold voltage
- High speed switching
- No secondary breakdown

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer driver switching.

### PIN CONFIGURATION



### PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	drain current	200	mA
$R_{DS(on)}$	drain-source on-resistance	28	$\Omega$
$V_{GS(th)}$	gate threshold voltage	2.4	V

# N-channel enhancement mode vertical D-MOS transistor

## BSP107

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	200	mA
$I_{DM}$	drain current	peak	-	350	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	1.5	W
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Notes

1. Device mounted on an epoxy printed circuit board, 40 mm x 40 mm x 1.5 mm. Mounting pad for the drain lead minimum 6 cm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

## BSP107





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 10\ \mu\text{A}$	200	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\ \text{V}$ $V_{GS} = 0$	-	-	30	nA
$I_{DSX}$	drain-source leakage current	$V_{DS} = 70\ \text{V}$ $V_{GS} = 0.2\ \text{V}$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\ \text{V}$ $V_{DS} = 0$	-	-	10	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\ \text{mA}$ $V_{GS} = 2.6\ \text{V}$	-	20	28	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 150\ \text{mA}$ $V_{GS} = 10\ \text{V}$	-	14	-	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\ \text{mA}$ $V_{DS} = 15\ \text{V}$	90	180	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	switching-on time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0 - 10\ \text{V}$	-	2	10	ns
$t_{off}$	switching-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0 - 10\ \text{V}$	-	5	20	ns

# N-channel enhancement mode vertical D-MOS transistor

## BSP107



# N-channel enhancement mode vertical D-MOS transistor

**BSP107**




Fig.6 Typical on-resistance as a function of drain current;  $T_j = 25^\circ\text{C}$ .




Fig.7 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25^\circ\text{C}$




Fig.8 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; typical  $R_{DS(on)}$  at 150 mA/10 V;  
 (1)  $I_D = 150\text{ mA}$ ;  $V_{GS} = 10\text{ V}$ ;  
 (2)  $I_D = 20\text{ mA}$ ;  $V_{GS} = 2.6\text{ V}$ ;





Fig.9 Temperature coefficient of gate-source threshold voltage;  
 $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  $V_{GS(th)}$  at 1 mA.

# N-channel enhancement mode vertical D-MOS transistor


**BSP107**



# N-channel enhancement mode vertical D-MOS transistor

## BSP107

### PACKAGE OUTLINE





## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ. max.	2.0 $\Omega$ 3.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	min. typ.	150 mS 300 mS

### MECHANICAL DATA

Dimensions in mm


### Marking code

Fig.1 SOT223.

BSP108

### Pinning

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



7225065

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	500 mA
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Gate threshold voltage $I_D = 1\text{ mA}; V_{GS} = V_{DS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ. max.	2.0 $\Omega$ 3.0 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	min. typ.	150 mS 300 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $I_D = 500\text{ mA}; V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 8 ns
	$t_{off}$	typ. max.	10 ns 15 ns

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the collector lead min. 6 cm<sup>2</sup>.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 500 mA/10 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	325 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 200$ mA; $V_{GS} = 10$ V	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 7 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 15$ V	$ Y_{fs} $	min. typ.	75 mS 150 mS

### MECHANICAL DATA

Fig.1 SOT223.

#### Pinning

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	325 mA
Drain current (peak)	$I_{DM}$	max.	650 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 10$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance (see Fig.4) $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 200$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ. max.	4.5 $\Omega$ 7 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V	$ Y_{fsl} $	min. typ.	75 mS 150 mS
Input capacitance at $f = 1$ MHz; $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz; $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	13 pF 20 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Feedback capacitance at  $f = 1 \text{ MHz}$ ;  
 $V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$

$C_{rss}$	typ.	3 pF
	max.	6 pF

Switching times (see Figs 2 and 3)  
 $I_D = 200 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	2 ns
	max.	5 ns
$t_{off}$	typ.	5 ns
	max.	10 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25\text{ }^\circ\text{C}}$ ;  
typical values at 150 mA/5 V.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  
 $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{GS} = 0$ ;  
 $f = 1\text{ MHz}$ ; typical values.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Drain-source ON-resistance (see Fig.4) $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7 $\Omega$ 12 $\Omega$
Gate threshold voltage $I_D = 1\text{ mA}; V_{GS} = V_{DS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	125 mS 250 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 65 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.



Switching times (see Figs 2 and 3)

$I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	3 ns
	max.	6 ns
$t_{off}$	typ.	15 ns
	max.	20 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25 \text{ }^\circ\text{C}$ ;  $V_{DS} = 10 \text{ V}$ ; typical values.




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25\text{ }^\circ\text{C}}$ ; at 250 mA/10 V; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source on-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 350 mS

### MECHANICAL DATA

Dimensions in mm


Fig.1 SOT223.

### Marking code

BSP121

### Pinning:

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



7Z25065

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{thj-a}$	=	83.3 K/W
-----------------------------------	-------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}$ ; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}$ ; $V_{GS} = 0$ $V_{DS} = 60\text{ V}$ ; $V_{GS} = 0$	$I_{DSS}$ $I_{DSS}$	max.	1.0 $\mu\text{A}$ 200 nA
Gate-source leakage current $\pm V_{GS} = 20\text{ V}$ ; $V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source on-resistance $I_D = 400\text{ mA}$ ; $V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}$ ; $V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 350 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$	$C_{oss}$	typ. max.	15 pF 25 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$	$C_{rss}$	typ. max.	3.5 pF 10 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)  
 $I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	5 ns
	max.	10 ns
$t_{off}$	typ.	15 ns
	max.	20 ns




Fig.2 Switching time test circuit




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristic;  
 $T_j = 25 \text{ }^\circ\text{C}$ ; typical value.




Fig. 6 Transfer characteristic;  
 $V_{DS} = 10 \text{ V}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Capacitance as a function of  
 drain-source voltage;  $V_{GS} = 0$ ;  
 $f = 1 \text{ MHz}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 8  $T_j = 25 \text{ }^\circ\text{C}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$   
 at 1 mA; typical values.




Fig.10  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at 400 mA/10V;  
typical values.





# N-channel enhancement mode vertical D-MOS transistor

BSP122

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	DC drain current	550	mA
$R_{DS(on)}$	drain-source on-resistance	2.5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V



## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	550	mA
$I_{DM}$	peak drain current		–	3	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3 K/W

## Note

1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

BSP122

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	200	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\text{ V}; V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	-	-	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 750\text{ mA}; V_{GS} = 10\text{ V}$	-	1.6	2.5	$\Omega$
		$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	-	2.5	-	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 750\text{ mA}; V_{DS} = 25\text{ V}$	400	800	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	-	165	-	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	-	40	-	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	-	9	-	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 750\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	-	-	35	ns
$t_{off}$	turn-off time	$I_D = 750\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	-	-	50	ns



# N-channel depletion mode vertical D-MOS transistor

## BSP124

### FEATURES

- High-speed switching
- No secondary breakdown.

### DESCRIPTION


N-channel depletion mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$I_D$	DC drain current		–	250	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	1.5	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}; V_{GS} = 0$	–	20	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\text{ }\mu\text{A}; V_{DS} = 60\text{ V}$	–1.65	–0.75	V

### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain



# N-channel depletion mode vertical D-MOS transistor

BSP124

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	250	mA
$I_{DM}$	peak drain current		–	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ ; note 1	–	1.5	W
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	operating junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient; note 1	83.3 K/W

## Note

- Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm<sup>2</sup>.





## STATIC CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ ; $V_{GS} = -3\text{ V}$	250	–	V
$I_{DSX}$	drain-source cut-off leakage current	$V_{DS} = 200\text{ V}$ ; $V_{GS} = -3\text{ V}$	–	100	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ ; $V_{DS} = 0$	–	100	nA
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\ \mu\text{A}$ ; $V_{DS} = 60\text{ V}$	–1.65	–0.75	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ ; $V_{DS} = 3\text{ V}$	–1.4	–0.6	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ ; $V_{GS} = 0$	–	20	$\Omega$
		$I_D = 250\text{ mA}$ ; $V_{GS} = 5\text{ V}$	–	12	$\Omega$
$I_{DSS}$	drain current	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$	70	–	mA
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ ; $V_{DS} = 25\text{ V}$	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = -3\text{ V}$ ; $f = 1\text{ MHz}$	–	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = -3\text{ V}$ ; $f = 1\text{ MHz}$	–	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = -3\text{ V}$ ; $f = 1\text{ MHz}$	–	15	pF
<b>Switching times (see Figs 2 and 3)</b>					
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = -3\text{ to }+5\text{ V}$	–	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = +5\text{ to }-3\text{ V}$	–	30	ns





N-channel depletion mode vertical D-MOS transistor

BSP124



# N-channel depletion mode vertical D-MOS transistor

BSP124



N-channel depletion mode  
vertical D-MOS transistor

BSP124





Fig.10 Transient thermal resistance from junction to ambient as a function of pulse time.




$\delta = 0.01$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .  
(1)  $R_{DS(on)}$  limitation.

Fig.11 SOAR curve.

N-channel depletion mode  
vertical D-MOS transistor

BSP124




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$$

Typical  $R_{DS(on)}$ :

- (1)  $I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}.$
- (2)  $I_D = 20 \text{ mA}; V_{GS} = 0.$

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$$

Typical  $V_{GS(th)}$  at  $I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}.$

Fig.13 Temperature coefficient of gate-source threshold voltage.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	250 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ.	5.0 $\Omega$
		max.	7.0 $\Omega$
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V

### MECHANICAL DATA

Fig.1 SOT223.


Dimensions in mm

Marking code

BSP126

### Pinning

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	250 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	250 V
Drain-source leakage current $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.0 V
Drain-source on-resistance $I_D = 300\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	5.0 $\Omega$ 7.0 $\Omega$
$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	$R_{DS(on)}$	max.	10 $\Omega$
Transfer admittance $I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	$ Y_{fs} $	min. typ.	200 mS 400 mS
Input capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	65 pF 90 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 15 pF

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)

$I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  
 $V_{GS} = 0 \text{ to } 10 \text{ V}$

$t_{on}$	typ.	5 ns
	max.	10 ns
$t_{off}$	typ.	20 ns
	max.	30 ns




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristics;  $T_j = 25 \text{ }^\circ\text{C}$ ;  
 typical values.




Fig.6 Transfer characteristic;  $V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.8  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25\text{ }^\circ\text{C}}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25\text{ }^\circ\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 Capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C; typical values.



# N-channel enhancement mode vertical D-MOS transistor

## BSP127

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING

PIN	DESCRIPTION
Code: BSP127	
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	270	V
$I_D$	DC drain current	350	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V



### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	270	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	350	mA
$I_{DM}$	peak drain current		–	1.4	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3 K/W

### Note

1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

BSP127

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	270	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 220\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.8	–	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	–	6.5	8	$\Omega$
		$I_D = 20\text{ mA}; V_{GS} = 2.4\text{ V}$	–	9	14	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}; V_{DS} = 25\text{ V}$	200	400	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	55	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns





# N-channel enhancement mode vertical D-MOS transistor

**BSP128**

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
Code: BSP128	
1	gate
2	drain
3	source
4	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	200	V
$I_D$	DC drain current	350	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig.1 Simplified outline (SOT223) and symbol.

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$I_D$	DC drain current		-	350	mA
$I_{DM}$	peak drain current		-	1.4	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	-	1.5	W
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3 K/W

## Note

1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.



# N-channel enhancement mode vertical D-MOS transistor

BSP128

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\text{ V}; V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}; V_{GS} = 2.8\text{ V}$	–	5	8	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}; V_{DS} = 25\text{ V}$	200	400	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	50	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns



# N-channel enhancement mode vertical D-MOS transistor

## BSP130

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	300	V
$I_D$	DC drain current		–	300	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	1.5	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 250\text{ mA};$ $V_{GS} = 10\text{ V}$	–	8	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ mA};$ $V_{DS} = V_{GS}$	0.8	2	V



# N-channel enhancement mode vertical D-MOS transistor

BSP130

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	300	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	300	mA
$I_{DM}$	peak drain current		–	1.4	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ ; note 1	–	1.5	W
$T_{stg}$	storage temperature		–65	+150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient; note 1	83.3 K/W

## Note

- Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm<sup>2</sup>.





## STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ ; $V_{GS} = 0$	300	–	–	V
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ ; $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$	0.8	–	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ ; $V_{GS} = 2.4\text{ V}$	–	7.9	14	$\Omega$
		$I_D = 250\text{ mA}$ ; $V_{GS} = 10\text{ V}$	–	6.7	8	$\Omega$
$I_{DSS}$	drain-source leakage current	$V_{DS} = 240\text{ V}$ ; $V_{GS} = 0$	–	–	100	nA
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ ; $V_{DS} = 25\text{ V}$	200	380	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	57	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	15	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	2.6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 0$ to 10 V	–	2.5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 10$ to 0 V	–	17	30	ns





N-channel enhancement mode vertical D-MOS transistor

BSP130





# N-channel enhancement mode vertical D-MOS transistor

BSP130





N-channel enhancement mode  
vertical D-MOS transistor

BSP130



N-channel enhancement mode  
vertical D-MOS transistor

BSP130





# N-channel enhancement mode vertical D-MOS transistor

BSP152

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$I_D$	DC drain current		–	550	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	1.5	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 750\text{ mA}$ ; $V_{GS} = 10\text{ V}$	–	2.5	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$	1.5	3.5	V



# N-channel enhancement mode vertical D-MOS transistor

BSP152

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	DC drain current		–	550	mA
$I_{DM}$	peak drain current		–	3	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ ; note 1	–	1.5	W
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	operating junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient; note 1	83.3 K/W

## Note

- Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm<sup>2</sup>.





## STATIC CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ ; $V_{GS} = 0$	200	–	–	V
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 40\text{ V}$ ; $V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ ; $V_{DS} = V_{GS}$	1.5	–	3.5	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 750\text{ mA}$ ; $V_{GS} = 10\text{ V}$	–	–	2.5	$\Omega$
$I_{DSS}$	drain-source leakage current	$V_{DS} = 160\text{ V}$ ; $V_{GS} = 0$	–	–	100	nA
$ Y_{fs} $	transfer admittance	$I_D = 750\text{ mA}$ ; $V_{DS} = 25\text{ V}$	400	–	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	100	–	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	42	–	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ ; $V_{GS} = 0$ ; $f = 1\text{ MHz}$	–	8	–	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 750\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 0\text{ to }10\text{ V}$	–	–	15	ns
$t_{off}$	turn-off time	$I_D = 750\text{ mA}$ ; $V_{DD} = 50\text{ V}$ ; $V_{GS} = 10\text{ to }0\text{ V}$	–	–	30	ns

# N-channel enhancement mode vertical D-MOS transistor





BSP152



V<sub>GS</sub> = 0; f = 1 MHz; T<sub>j</sub> = 25 °C.




# N-channel enhancement mode vertical D-MOS transistor

BSP152





N-channel enhancement mode vertical D-MOS transistor

BSP152



N-channel enhancement mode  
vertical D-MOS transistor

BSP152



Data sheet	
status	Product specification
date of issue	November 1990

# BSP204/BSP204A

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant (BSP204)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PINNING - TO-92 variant (BSP204A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	15	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

## P-channel enhancement mode vertical D-MOS transistor

### BSP204/BSP204A

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage		–	20	V
$-I_D$	drain current	DC value	–	250	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	–	1	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

#### Note

1. Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

#### Note

1. Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.



## P-channel enhancement mode vertical D-MOS transistor

### BSP204/BSP204A

#### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 160\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .

**P-channel enhancement mode  
vertical D-MOS transistor**

**BSP204/BSP204A**



# P-channel enhancement mode vertical D-MOS transistor

## BSP204/BSP204A




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $-V_{GS(th)}$  at -1 mA.

## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $r_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$-V_{DS}$	max.	60 V
Drain current (DC)	$-I_D$	max.	275 mA
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	$r_{DS(on)}$	max.	10 $\Omega$
Gate threshold voltage	$-V_{GS(th)}$	max.	3.5 V

### MECHANICAL DATA

Fig.1 SOT223.

#### Pinning:

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$-I_D$	max.	275 mA
Drain current (peak)	$-I_{DM}$	max.	550 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	$150\text{ }^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	$1.0\text{ }\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$r_{DS(on)}$	typ. max.	$7.5\text{ }\Omega$ $10\text{ }\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	60 mS 125 mS
Input capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V};$ $-V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. max. typ. max.	3 ns 6 ns 10 ns 15 ns

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min.  $6\text{ cm}^2$ .




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 ON-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $-V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{r_{DS(on)} \text{ at } T_j}{r_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at  $-200 \text{ mA} / -10 \text{ V}$ ;

typical values.




Fig.9  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;

$-V_{GS(th)}$  at  $-1 \text{ mA}$ ; typical values.




Fig.10  $T_j = 25^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $r_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$-V_{DS}$	max.	60 V
Drain current (DC)	$-I_D$	max.	350 mA
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	$r_{DS(on)}$	max.	6 $\Omega$
Gate threshold voltage	$-V_{GS(th)}$	max.	3.5 V

### MECHANICAL DATA

Fig.1 SOT223.


#### Pinning:

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain



Dimensions in mm

Marking code



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	350 mA
Drain current (peak)	$-I_{DM}$	max.	700 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1.0 $\mu\text{A}$
Gate-source leakage current $\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	$\pm I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$r_{DS(on)}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	100 mS 200 mS
Input capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz};$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V};$ $-V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. max. typ. max.	4 ns 8 ns 15 ns 25 ns

**Note**

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 ON-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $-V_{DS} = 10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{r_{DS(on)} \text{ at } T_j}{r_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; at  $-200 \text{ mA} / -10\text{V}$ ;

typical values.




Fig.9  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ;

$-V_{GS(th)}$  at  $-1 \text{ mA}$ ; typical values.




Fig.10  $T_j = 25^\circ\text{C}$ ;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ; typical values.

Data sheet	
status	Product specification
date of issue	April 1991

# BSP220

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	225	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	12	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage		2.8	V

### PIN CONFIGURATION



## P-channel enhancement mode vertical D-MOS transistor

## BSP220

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	225	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

## BSP220

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 160\ \text{V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\ \text{mA}$ $-V_{GS} = 10\ \text{V}$	–	10	12	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\ \text{mA}$ $-V_{DS} = 25\ \text{V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\ \text{mA}$ $-V_{DD} = 50\ \text{V}$ $-V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	5	20	ns
$t_{off}$	turn-off time	$-I_D = 250\ \text{mA}$ $-V_{DD} = 50\ \text{V}$ $-V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

## BSP220




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .



# P-channel enhancement mode vertical D-MOS transistor

**BSP220**




Fig.6 Typical transfer characteristic;  
 $-V_{DS} = 10 \text{ V}$ ;  $T_J = 25 \text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of  
 drain current;  $T_J = 25 \text{ }^\circ\text{C}$ .




Fig.8 Typical capacitances as a function of  
 drain-source voltage;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ;  
 $T_J = 25 \text{ }^\circ\text{C}$ .




Fig.9 Temperature coefficient of drain-source  
 on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_J}{R_{DS(on)} \text{ at } 25 \text{ }^\circ\text{C}}$ ; typical  
 $R_{DS(on)}$  at  $-200 \text{ mA}/-10 \text{ V}$ .


**P-channel enhancement mode  
vertical D-MOS transistor****BSP220**

Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  $-V_{GS(th)}$  at  $-1 \text{ mA}$ .

Data sheet	
status	Product specification
date of issue	November 1990

# BSP225

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope, intended for use in relay, high-speed and line transformer drivers.


### PINNING - SOT223

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		250	V
$-I_D$	drain current	DC value	225	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	15	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



# P-channel enhancement mode vertical D-MOS transistor

## BSP225

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	225	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1.5	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

# P-channel enhancement mode vertical D-MOS transistor

## BSP225

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	250	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 200\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 200\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	15	$\Omega$
$ y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	65	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $-V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

**BSP225**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .

**P-channel enhancement mode  
vertical D-MOS transistor**

**BSP225**



# P-channel enhancement mode vertical D-MOS transistor

## BSP225




Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $V_{GS(th)}$  at -1 mA.



Data sheet	
status	Product specification
date of issue	July 1993

# BSP254/BSP254A

## P-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92 variant (BSP254)

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PINNING - TO-92 variant (BSP254A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	-	250	V
$\pm V_{GS0}$	gate-source voltage	open drain	-	-	20	V
$-I_D$	drain-current	DC	-	-	0.2	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$	-	-	1	W
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	100	200	-	mS

# P-channel enhancement mode vertical D-MOS transistor

## BSP254/BSP254A

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	20	V
$-I_D$	drain current	DC	-	0.2	A
$-I_{DM}$	drain current	peak value	-	0.6	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	$^{\circ}\text{C}$
$T_j$	junction temperature		-	150	$^{\circ}\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
$R_{thj-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.




Fig.2 Power derating curve.

# P-channel enhancement mode vertical D-MOS transistor

## BSP254/BSP254A



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-V_{GS} = 0$ $-I_D = 10\text{ }\mu\text{A}$	250	-	-	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 200\text{ V}$ $V_{GS} = 0$	-	-	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	-	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ $-I_D = 1\text{ mA}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-V_{GS} = 10\text{ V}$ $-I_D = 200\text{ mA}$	-	10	15	$\Omega$
$ Y_{fs} $	transfer admittance	$-V_{DS} = 25\text{ V}$ $-I_D = 200\text{ mA}$	100	200	-	mS
$C_{iss}$	input capacitances	note 1	-	65	90	pF
$C_{oss}$	output capacitance	note 1	-	20	30	pF
$C_{rss}$	feedback capacitance	note 1	-	6	15	pF
$t_{on}$	turn-on time	note 2	-	5	10	ns
$t_{off}$	turn-off time	note 2	-	20	30	ns

### Notes

1. Measured at  $f = 1\text{ MHz}$ ;  $-V_{DS} = 25\text{ V}$ ;  $V_{GS} = 0$ .
2.  $-V_{GS} = 0$  to  $10\text{ V}$ ;  $-I_D = 250\text{ mA}$ ;  $-V_{DD} = 50\text{ V}$ .



**P-channel enhancement mode vertical  
D-MOS transistor**

**BSP254/BSP254A**




Fig.5 Typical output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.6 Typical transfer characteristic;  $V_{DS} = -10\text{ V}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25\text{ }^\circ\text{C}$ .




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1\text{ MHz}$ ;  $T_j = 25\text{ }^\circ\text{C}$ .

**P-channel enhancement mode vertical  
D-MOS transistor**

**BSP254/BSP254A**




Fig. 9  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; typical  $R_{DS(on)}$  at  $-200 \text{ mA}/-10 \text{ V}$ ;




Fig. 10  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  $V_{GS(th)}$  at  $-1 \text{ mA}$ .



## N-CHANNEL FETS



Symmetrical silicon n-channel depletion type junction field-effect transistors in a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power, chopper or switching applications in industrial service.

### QUICK REFERENCE DATA

			BSR56	BSR57	BSR58
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40 V
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	250	250	250 mW
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	8 mA
		<	—	100	80 mA
Gate-source cut-off voltage $V_{DS} = 15\text{ V}; I_D = 0.5\text{ nA}$	$-V_{(P)GS}$	>	4	2	0.8 V
		<	10	6	4 V
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	<	25	40	60 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$C_{rs}$	<	5	5	5 pF
Turn-off time $V_{DD} = 10\text{ V}; V_{GS} = 0$ $I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$ $I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$ $I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	$t_{off}$	<	25	—	— ns
		<	—	50	— ns
		<	—	—	100 ns
		<	—	—	—

### MECHANICAL DATA

Fig. 1 SOT23.



### Marking code

BSR56 = M4p  
BSR57 = M5p  
BSR58 = M6p

### Pinning

- 1 = drain
- 2 = source
- 3 = gate



7296885

Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	$V_{DGO}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Forward gate current	$I_{GF}$	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^{\circ}\text{C}$ (note 1)	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^{\circ}\text{C}$
Junction temperature	$T_j$	max.	150 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

Gate-source cut-off current

$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$	$-I_{GSS}$	max.	1.0 nA
--	------------	------	--------

Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$I_{DSX}$	max.	1.0 nA
---	-----------	------	--------

		BSR56	BSR57	BSR58
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	20	8 mA
	$I_{DSS} <$	—	100	80 mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	40 V
Gate-source cut-off voltage $I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS} >$	4	2	0.8 V
	$-V_{(P)GS} <$	10	6	4 V
Drain-source voltage (on) $I_D = 20\text{ mA}; V_{GS} = 0$ $I_D = 10\text{ mA}; V_{GS} = 0$ $I_D = 5\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	750	—	— mV
	$V_{DSon} <$	—	500	— mV
	$V_{DSon} <$	—	—	400 mV
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0; T_a = 25\text{ }^{\circ}\text{C}$	$r_{ds\ on} <$	25	40	60 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{GS} = 10\text{ V}; V_{DS} = 0$	$C_{rss} <$	5	5	5 pF

**Notes**

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.



Switching times		BSR56			BSR57			BSR58		
		$I_D$	=	20	10	5 mA				
Conditions $V_{DD} = 10\text{ V}$ ; $V_{GS} = 0$		$I_D$	=	20	10	5 mA				
Conditions $I_D$ and $-V_{GSM}$		$-V_{GSM}$	=	10	6	4 V				
Delay time	$t_d$	<	6	6	10 ns					
Rise time	$t_r$	<	3	4	10 ns					
Turn-off time	$t_{off}$	<	25	50	100 ns					




Fig. 2 Switching times waveforms.




Fig. 3 Test circuit.

BSR56;  $R = 464\ \Omega$   
BSR57;  $R = 953\ \Omega$   
BSR58;  $R = 1910\ \Omega$

**Pulse generator**

$t_r = t_f \leq 1\ \text{ns}$   
 $\delta = 0.02$   
 $Z_0 = 50\ \Omega$

**Oscilloscope**

$t_r \leq 0.75\ \text{ns}$   
 $R_i \geq 1\ \text{M}\Omega$   
 $C_i \leq 2.5\ \text{pF}$




Fig.4 Power derating curve.

## MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type. The transistor is sealed in a SOT143 envelope and features a low ON resistance and low capacitances. The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

### Applications:

- analog and/or digital switch
- switch driver

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	10 V
Source-drain voltage	$V_{SD}$	max.	10 V
Drain-substrate voltage	$V_{DB}$	max.	15 V
Source-substrate voltage	$V_{SB}$	max.	15 V
Drain current (DC)	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	230 mW
Gate-source threshold voltage			
$V_{DS} = V_{GS}; V_{SB} = 0;$	$V_{GS(th)}$	>	0.1 V
$I_D = 1\text{ }\mu\text{A}$		<	2.0 V
Drain-source ON-resistance			
$V_{GS} = 10\text{ V}; V_{SB} = 0; I_D = 0.1\text{ mA}$	$R_{DSon}$	<	45 $\Omega$
Feed-back capacitance			
$V_{GS} = V_{BS} = -15\text{ V};$	$C_{rss}$	typ.	0.6 pF
$V_{DS} = 10\text{ V}; f = 1\text{ MHz}$			



### MECHANICAL DATA

SOT143 (see Fig. 1).

See also *Soldering recommendations*.

# BSS83


Fig. 1 SOT143.



Dimensions in mm

Marking code:  
BSS83 = M74

**Pinning;**  
1 = substrate (b)  
2 = source  
3 = drain  
4 = gate



TOP VIEW

7Z85014.7

Note: Drain and source are interchangeable.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	10 V
Source-drain voltage	$V_{SD}$	max.	10 V
Drain-substrate voltage	$V_{DB}$	max.	15 V
Source-substrate voltage	$V_{SB}$	max.	15 V
Drain current (DC)	$I_D$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ °C}^*$	$P_{tot}$	max.	230 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C
Junction temperature	$T_j$	max.	125 °C

## THERMAL RESISTANCE

From junction to ambient in free air*	$R_{th\ j-a}$	=	430 K/W
---------------------------------------	---------------	---	---------

## CHARACTERISTICS

$T_{amb} = 25\text{ °C}$  unless otherwise specified

Drain-source breakdown voltage $V_{GS} = V_{BS} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)DSX}$	>	10 V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5\text{ V}; I_D = 10\text{ nA}$	$V_{(BR)SDX}$	>	10 V
Drain-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open source	$V_{(BR)DBO}$	>	15 V
Source-substrate breakdown voltage $V_{GB} = 0; I_D = 10\text{ nA};$ open drain	$V_{(BR)SBO}$	>	15 V
Drain-source leakage current $V_{GS} = V_{BS} = -2\text{ V}; V_{DS} = 6,6\text{ V}$	$I_{DSoff}$	<	10 nA

\* Device mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

Source-drain leakage current

$V_{GD} = V_{BD} = -2 \text{ V}; V_{SD} = 6,6 \text{ V}$

$I_{SDoff} < 10 \text{ nA}$

Forward transconductance at  $f = 1 \text{ kHz}$

$V_{DS} = 10 \text{ V}; V_{SB} = 0; I_D = 20 \text{ mA}$

$g_{fs} > 10 \text{ mS}$   
typ. 15 mS

Gate-source threshold voltage

$V_{DS} = V_{GS}; V_{SB} = 0; I_D = 1 \mu\text{A}$

$V_{GS(th)} > 0,1 \text{ V}$   
< 2,0 V

Drain-source ON-resistance

$I_D = 0,1 \text{ mA};$

$V_{GS} = 5 \text{ V}; V_{SB} = 0$

$R_{DSon} < 70 \Omega$

$V_{GS} = 10 \text{ V}; V_{SB} = 0$

$R_{DSon} < 45 \Omega$

$V_{GS} = 3,2 \text{ V}; V_{SB} = 6,8 \text{ V (see Fig. 4)}$

$R_{DSon}$  typ. 80  $\Omega$   
< 120  $\Omega$

Gate-substrate zener voltages

$V_{DB} = V_{SB} = 0; -I_G = 10 \mu\text{A}$

$V_{Z(1)} > 12,5 \text{ V}$

$V_{DB} = V_{SB} = 0; +I_G = 10 \mu\text{A}$

$V_{Z(2)} > 12,5 \text{ V}$

Capacitances at  $f = 1 \text{ MHz}$

$V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$

Feed-back capacitance

$C_{rss}$  typ. 0,6 pF

Input capacitance

$C_{iss}$  typ. 1,5 pF

Output capacitance

$C_{oss}$  typ. 1,0 pF

Switching times (see Fig. 2)

$V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$

$t_{on}$  typ. 1,0 ns

$t_{off}$  typ. 5,0 ns

Pulse generator:

$R_i = 50 \Omega$

$t_r < 0,5 \text{ ns}$

$t_f < 1,0 \text{ ns}$

$t_p = 20 \text{ ns}$

$\delta < 0,01$





Fig. 2 Switching times test circuit and input and output waveforms.




Fig. 3  $V_{SB} = 0$ ; typical values.




Fig. 4  $V_{SB} = 6,8$  V; typical values.




Fig. 5  $V_{DS} = 10$  V;  $V_{BS} = 0$ ; typical values.




Fig. 6  $V_{DS} = V_{GS} = V_{GS(th)}$ .




Fig. 7  $V_{SB} = 0$ ; typical values.

Conditions for Figs 3, 4, 5, 6 and 7:  
 $T_j = 25$  °C.

Data sheet	
status	Product specification
date of issue	July 1993

# BSS84

## P-channel enhancement mode vertical D-MOS FET


### DESCRIPTION

Silicon p-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### PIN CONFIGURATION



### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$-V_{DS}$	drain-source voltage	50	V
$-I_D$	drain current	130	mA
$R_{DS(on)}$	drain-source on resistance	10	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	2	V

# P-channel enhancement mode vertical D-MOS FET

## BSS84

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		-	50	V
$-V_{GS0}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$-I_D$	drain current	average value	-	130	mA
$-I_{DM}$	drain current	peak value	-	520	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$




Fig.2 Total power dissipation as a function of ambient temperature.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W



# P-channel enhancement mode vertical D-MOS FET

## BSS84

### CHARACTERISTICS

$T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $-I_D = 250\ \mu\text{A}$	50	-	-	V
$-I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $-V_{DS} = 25\ \text{V}$	-	-	0.1	$\mu\text{A}$
		$V_{GS} = 0$ $-V_{DS} = 50\ \text{V}$	-	-	15	$\mu\text{A}$
		$V_{GS} = 0$ $-V_{DS} = 50\ \text{V}$ $T_j = 125\text{ °C}$	-	-	60	$\mu\text{A}$
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 20\ \text{V}$	-	-	60	$\mu\text{A}$
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\ \text{mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on resistance	$-V_{GS} = 5\ \text{V}$ $-I_D = 100\ \text{mA}$	-	6	10	$\Omega$
$ y_{fs} $	transfer admittance	$-V_{DS} = 25\ \text{V}$ $-I_D = 100\ \text{mA}$ $f = 1\ \text{kHz}$	50	70	-	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	40	-	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	15	-	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	-	6	-	pF
$t_{on}$	turn-on time	$-V_{CC} = 30\ \text{V}$ $-I_D = 0.27\ \text{A}$ $-V_{GS} = 0/5\ \text{V}$	-	20	-	ns
$t_{off}$	turn-off time	$-V_{CC} = 30\ \text{V}$ $-I_D = 0.27\ \text{A}$ $-V_{GS} = 0/5\ \text{V}$	-	43	-	ns



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in a SOT89 envelope.

Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.
- Low  $R_{DS\ on}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	280 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source on-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ (on)}$	max. typ.	6 $\Omega$ 4.5 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	typ. min.	350 mS 140 mS



### MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT89.

#### Pinning

- 1 = source
- 2 = gate
- 3 = drain



marking: KA

BOTTOM VIEW

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	280 mA
Drain current (peak)	$I_{DM}$	max.	1.1 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ *	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient *	$R_{th\ j-a}$	=	125 K/W
----------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage

$I_D = 250\text{ }\mu\text{A}; V_{GS} = 0$

$V_{(BR)DSS}$	min.	200 V
---------------	------	-------

Drain-source leakage current

$V_{DS} = 60\text{ V}; V_{GS} = 0$

$I_{DSS}$	max.	200 nA
-----------	------	--------

$V_{DS} = 200\text{ V}; V_{GS} = 0$

$I_{DSS}$	max.	60 $\mu\text{A}$
	typ.	100 nA

Gate-source leakage current

$V_{GS} = 20\text{ V}; V_{DS} = 0$

$I_{GSS}$	max.	100 nA
-----------	------	--------

Gate threshold voltage

$I_D = 1\text{ mA}; V_{DS} = V_{GS}$

$V_{GS(th)}$	min.	0.8 V
	max.	2.8 V

Drain-source on-resistance

$I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$

$R_{DS(on)}$	max.	6 $\Omega$
	typ.	4.5 $\Omega$

Transfer admittance

$I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$

$ y_{fs} $	typ.	350 mS
	min.	140 mS

Input capacitance  $f = 1\text{ MHz};$

$V_{DS} = 25\text{ V}; V_{GS} = 0$

$C_{iss}$	max.	60 pF
	typ.	45 pF

Output capacitance  $f = 1\text{ MHz};$

$V_{DS} = 25\text{ V}; V_{GS} = 0$

$C_{oss}$	max.	25 pF
	typ.	15 pF

Feedback capacitance  $f = 1\text{ MHz};$

$V_{DS} = 25\text{ V}; V_{GS} = 0$

$C_{rss}$	max.	10 pF
	typ.	3.5 pF

Switching times (see Figs 2 and 3)

$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$

$V_{GS} = 0\text{ to }10$

$t_{on}$	typ.	5 ns
	max.	10 ns
$t_{off}$	typ.	15 ns
	max.	25 ns

\* Transistor mounted on ceramic substrate area  $2.5\text{ cm}^2$ , thickness 0.7 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.



# N-channel enhancement mode vertical D-MOS transistor

**BSS88**

## FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

## DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	230	V
$I_D$	DC drain current	250	mA
$R_{DS(on)}$	drain-source on-resistance	8	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.2	V




Fig.1 Simplified outline (TO-92 variant) and symbol.

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	230	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	250	mA
$I_{DM}$	peak drain current		–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	1	W
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ ja}$	from junction to ambient (note 1)	125 K/W

## Note

1. Device mounted on a printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm x 10 mm.



N-channel enhancement mode vertical D-MOS transistor

BSS88

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	230	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 100\text{ V}; V_{GS} = 0$	–	–	100	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}; V_{DS} = 0$	–	–	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}; V_{GS} = V_{DS}$	0.4	–	1.2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 14\text{ mA}; V_{GS} = 1.8\text{ V}$	–	6	15	$\Omega$
		$I_D = 150\text{ mA}; V_{GS} = 5\text{ V}$	–	5	8	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 150\text{ mA}; V_{DS} = 25\text{ V}$	140	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	50	80	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}; V_{GS} = 0;$ $f = 1\text{ MHz}$	–	5	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}; V_{DD} = 50\text{ V};$ $V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns





## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and highspeed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	1.2 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-55 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 250\ \mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 60\ \text{V}; V_{GS} = 0$ $V_{DS} = 200\ \text{V}; V_{GS} = 0$	$I_{DSS}$	max.	200 nA
	$I_{DSS}$	typ.	100 nA
		max.	60 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\ \text{V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\ \text{mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	2.8 V
Drain-source ON-resistance $I_D = 400\ \text{mA}; V_{GS} = 10\ \text{V}$	$R_{DSon}$	typ.	4.5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $I_D = 400\ \text{mA}; V_{DS} = 25\ \text{V}$	$ y_{fs} $	min.	140 mS
		typ.	350 mS
Input capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{iss}$	typ.	45 pF
Output capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{oss}$	typ.	15 pF
Feedback capacitance at $f = 1\ \text{MHz}$ $V_{DS} = 25\ \text{V}; V_{GS} = 0$	$C_{rss}$	typ.	3.5 pF
Switching times (see Figs 2 and 3) $I_D = 250\ \text{mA}; V_{DD} = 50\ \text{V};$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	$t_{on}$	typ.	5 ns
	$t_{off}$	typ.	15 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-18 envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Drain current (DC)	$I_D$	max.	350 mA
Total power dissipation up to $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance $I_D = 400\text{ mA}; V_{GS} = 10\text{ V}$	$R_{Dson}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS




### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18.

### Pinning

- 1 = source  
2 = gate  
3 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	350 mA
Drain current (peak)	$I_{DM}$	max.	1.4 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ $T_{case} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.4 W
	$P_{tot}$	max.	1.5 W
Storage temperature range	$T_{stg}$		-55 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient	$R_{th\ j-a}$	=	310 K/W
From junction to case	$R_{th\ j-c}$	=	83 K/W

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$  $V_{DS} = 200\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	200 nA
	$I_{DSS}$	typ. max.	100 nA 10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6.0 $\Omega$
Transfer admittance $I_D = 400\text{ mA}; V_{DS} = 25\text{ V}$	$ y_{fs} $	min. typ.	140 mS 350 mS
	$C_{iss}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz};$ $V_{DS} = 25\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	15 pF 25 pF
	$C_{rss}$	typ. max.	3.5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 300\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	5 ns 15 ns
	$t_{off}$	typ. max.	15 ns 25 ns




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.





## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line-transformer drivers, and as a line current interruptor in telephony applications.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.15 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 100\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	10 $\Omega$
		max.	20 $\Omega$
Transfer admittance $-I_D = 100\text{ mA}; -V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	60 mS
		typ.	200 mS

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.15 A
Drain current (peak)	$-I_{DM}$	max.	0.6 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-55 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 250\text{ }\mu\text{A}; -V_{GS} = 0$	$-V_{(BR)DS}$	min.	200 V
Drain-source leakage current $-V_{DS} = 60\text{ V}; -V_{GS} = 0$ $-V_{DS} = 200\text{ V}; -V_{GS} = 0$	$-I_{DSS}$	max.	0.2 $\mu\text{A}$
	$-I_{DSS}$	max.	60 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; -V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min.	0.8 V
		max.	2.8 V
Drain-source ON-resistance $-I_D = 100\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	10 $\Omega$
		max.	20 $\Omega$
Transfer admittance $-I_D = 100\text{ mA}; -V_{DS} = 25\text{ V}$	$ y_{fs} $	min.	60 mS
		typ.	200 mS
Input capacitance at $f = 1\text{ MHz}; -V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{iss}$	typ.	65 pF
Output capacitance at $f = 1\text{ MHz}; -V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{oss}$	typ.	20 pF
Feedback capacitance at $f = 1\text{ MHz}; -V_{DS} = 25\text{ V}; -V_{GS} = 0$	$C_{rss}$	typ.	6 pF
Switching times (see Figs 2 and 3) $-I_D = 250\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ.	5 ns
	$t_{off}$	typ.	20 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	November 1990

# BSS100

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		100	V
$I_D$	drain current	DC value	250	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120$ mA $V_{GS} = 10$ V	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1$ mA $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel enhancement mode vertical D-MOS transistor

## BSS100

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	100	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	250	mA
$I_{DM}$	drain current	peak value	–	1	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	–	830	mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	150	K/W

### Note

1. Transistor mounted on a printed circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm<sup>2</sup>.

# N-channel enhancement mode vertical D-MOS transistor

## BSS100

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	100	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 60\text{ V}$ $V_{GS} = 0$	–	–	10	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120\text{ mA}$ $V_{GS} = 10\text{ V}$	–	3	6	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 120\text{ mA}$ $V_{DS} = 25\text{ V}$	80	140	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	24	–	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	15	–	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	4	–	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	10	20	ns

**N-channel enhancement mode  
vertical D-MOS transistor**

**BSS100**




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	July 1993

# BSS123

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		100	V
$I_D$	drain current	DC value	150	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120 \text{ mA}$ $V_{GS} = 10 \text{ V}$	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



## N-channel enhancement mode vertical D-MOS transistor

# BSS123

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	100	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	150	mA
$I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	250	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

### Note

1. Device mounted on a FR4 printboard.

# N-channel enhancement mode vertical D-MOS transistor

## BSS123



### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	100	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 60\ \text{V}$ $V_{GS} = 0$	–	–	10	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 120\ \text{mA}$ $V_{GS} = 10\ \text{V}$	–	3	6	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 120\ \text{mA}$ $V_{DS} = 25\ \text{V}$	80	140	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	24	–	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	15	–	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	4	–	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 250\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	10	20	ns

# N-channel enhancement mode vertical D-MOS transistor

## BSS123



Data sheet	
status	Preliminary specification
date of issue	October 1990

# BSS131

## N-channel enhancement mode vertical D-MOS FET

### DESCRIPTION

Silicon n-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	100	mA
$R_{DS(on)}$	drain-source on resistance	16	$\Omega$
$-V_{GS(th)}$	gate-source threshold voltage	2.8	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS FET

## BSS131

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$V_{GS0}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$I_D$	drain current	average value	-	100	mA
$I_{DM}$	drain current	peak value	-	400	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

# N-channel enhancement mode vertical D-MOS FET

## BSS131

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 250\text{ }\mu\text{A}$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $V_{DS} = 130\text{ V}$	-	-	30	nA
		$V_{GS} = 0$ $V_{DS} = 240\text{ V}$	-	-	15	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 240\text{ V}$ $T_j = 125\text{ }^\circ\text{C}$	-	-	60	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $V_{GS} = 20\text{ V}$	-	-	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2.8	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 10\text{ V}$ $I_D = 100\text{ mA}$	-	-	16	$\Omega$
$ Y_{fs} $	transfer admittance	$V_{DS} = 25\text{ V}$ $I_D = 100\text{ mA}$ $f = 1\text{ kHz}$	60	100	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	-	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	6	-	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	2.5	-	pF
$t_{on}$	turn-on time	$V_{CC} = 30\text{ V}$ $I_D = 0.28\text{ A}$ $V_{GS} = 0-5\text{ V}$	-	20	-	ns
$t_{off}$	turn-off time	$V_{CC} = 30\text{ V}$ $I_D = 0.28\text{ A}$ $V_{GS} = 0-5\text{ V}$	-	40	-	ns





Data sheet	
status	Preliminary specification
date of issue	September 1990

# BSS138

## N-channel enhancement mode vertical D-MOS FET


### FEATURES

- Low threshold voltage
- CMOS compatible
- Low on-resistance.

### DESCRIPTION

Silicon n-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

### PIN CONFIGURATION



### PINNING - SOT223

PIN	DESCRIPTION
1	source, substrate (b)
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	50	V
$I_D$	drain current	200	mA
$R_{DS(on)}$	drain-source on resistance	3.5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	1.5	V

# N-channel enhancement mode vertical D-MOS FET

## BSS138

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	50	V
$V_{GSO}$	gate-source voltage	open drain $I_D = 0$	-	20	V
$I_D$	drain current	average value	-	200	mA
$I_{DM}$	drain current	peak value	-	800	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	360	mW
$T_{stg}$	storage temperature range		-55	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

## N-channel enhancement mode vertical D-MOS FET

## BSS138

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0$ $I_D = 250\text{ }\mu\text{A}$	50	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{GS} = 0$ $V_{DS} = 25\text{ V}$	-	-	0.1	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 50\text{ V}$	-	-	0.5	$\mu\text{A}$
		$V_{GS} = 0$ $V_{DS} = 50\text{ V}$ $T_j = 125\text{ }^\circ\text{C}$	-	-	5	$\mu\text{A}$
$I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $V_{GS} = 20\text{ V}$	-	-	0.1	$\mu\text{A}$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.5	-	1.5	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 5\text{ V}$ $I_D = 200\text{ mA}$	-	2	3.5	$\Omega$
$ Y_{fs} $	transfer admittance	$V_{DS} = 25\text{ V}$ $I_D = 200\text{ mA}$ $f = 1\text{ kHz}$	100	200	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	40	-	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	12	-	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	-	pF
$t_{on}$	turn-on time	$V_{CC} = 30\text{ V}$ $I_D = 0.28\text{ A}$ $V_{GS} = 0/5\text{ V}$	-	16	-	ns
$t_{off}$	turn-off time	$V_{CC} = 30\text{ V}$ $I_D = 0.28\text{ A}$ $V_{GS} = 0/5\text{ V}$	-	40	-	ns



Data sheet	
status	Product specification
date of issue	July 1993

# BSS192

## P-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a SOT89 envelope, intended for use in relay, high-speed and line transformer drivers, and as a line current interruptor in telephony applications.


### PINNING - SOT89

PIN	DESCRIPTION
1	source
2	gate
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$-V_{DS}$	drain-source voltage		200	V
$-I_D$	drain current	DC value	150	mA
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 100 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	20	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

### PIN CONFIGURATION



## P-channel enhancement mode vertical D-MOS transistor

# BSS192

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	drain current	DC value	–	150	mA
$-I_{DM}$	drain current	peak value	–	600	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	1	W
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Transistor mounted on a ceramic substrate, area 2.5 cm<sup>2</sup>, thickness 0.7 mm.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Note

1. Transistor mounted on a ceramic substrate, area 2.5 cm<sup>2</sup>, thickness 0.7 mm.

# P-channel enhancement mode vertical D-MOS transistor

## BSS192

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)DSS}$	drain-source breakdown voltage	$-I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 60\text{ V}$ $V_{GS} = 0$	–	–	0.2	$\mu\text{A}$
		$-V_{DS} = 200\text{ V}$ $-V_{GS} = 0.2\text{ V}$	–	0.1	60	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\text{ V}$ $V_{DS} = 0$	–	–	100	nA
$-V_{GS(th)}$	gate-source threshold voltage	$-I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.8	V
$R_{DS(on)}$	drain-source on-resistance	$-I_D = 100\text{ mA}$ $-V_{GS} = 10\text{ V}$	–	10	20	$\Omega$
$ Y_{fs} $	transfer admittance	$-I_D = 200\text{ mA}$ $-V_{DS} = 25\text{ V}$	60	200	–	mS
$C_{iss}$	input capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	55	90	pF
$C_{oss}$	output capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	20	30	pF
$C_{rss}$	feedback capacitance	$-V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	5	10	ns
$t_{off}$	turn-off time	$-I_D = 250\text{ mA}$ $-V_{DD} = 50\text{ V}$ $-V_{GS} = 0\text{ to }10\text{ V}$	–	20	30	ns

# P-channel enhancement mode vertical D-MOS transistor

## BSS192




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics; T<sub>j</sub> = 25 °C.



# P-channel enhancement mode vertical D-MOS transistor

## BSS192




Fig.6 Typical transfer characteristic;  
 $-V_{DS} = 10 \text{ V}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.7 Typical on-resistance as a function of  
 drain current;  $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.8 Typical capacitances as a function of  
 drain-source voltage;  $V_{GS} = 0$ ;  $f = 1 \text{ MHz}$ ;  
 $T_j = 25 \text{ }^\circ\text{C}$ .




Fig.9 Temperature coefficient of drain-source  
 on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ }^\circ\text{C}}$ ; typical  $R_{DS(on)}$   
 at  $-200 \text{ mA}/-10 \text{ V}$ .


**P-channel enhancement mode  
vertical D-MOS transistor****BSS192**

Fig.10 Temperature coefficient of gate-source  
threshold voltage;  $k = \frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  
 $V_{GS(th)}$  at -1 mA.

## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

**Features:**

- Very low  $R_{DSon}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	2 $\Omega$
		max.	4 $\Omega$
Transfer admittance $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	typ.	300 mS


**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

**Pinning:**

- 1 = source
- 2 = gate
- 3 = drain



**Note:** Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance (see Fig. 4) $I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	2.0 $\Omega$ 3.0 $\Omega$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	300 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{is}$	typ. max.	45 pF 60 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{os}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rs}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $I_D = 500\text{ mA}; V_{DS} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	max. max.	10 ns 15 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 500 mA/10 V.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line-transformer drivers.

### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 200$ mA; $V_{DS} = 5$ V; $f = 1$ kHz	$ y_{fs} $	typ.	150 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

### Pinning:

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	600 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	150 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 10$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance (see Fig. 4) $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance at $f = 1$ kHz $I_D = 200$ mA; $V_{DS} = 5$ V	$ y_{fs} $	typ.	150 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{is}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{os}$	typ. max.	13 pF 20 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rs}$	typ. max.	3 pF 6 pF
Switching times (see Figs 2 and 3) $I_D = 200$ mA; $V_{DS} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	4 ns 10 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 150 mA/5 V.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)\ at\ 1\ mA}$ ; typical values.




Fig. 10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

**Features:**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

**QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}; f = 1\text{ kHz}$	$ y_{fs} $	typ.	250 mS


**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

**Pinning:**

- 1 = source
- 2 = gate
- 3 = drain



**Note:** Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance (see Fig. 4) $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance at $f = 1\text{ kHz}$ $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{is}$	typ. max.	70 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{os}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rs}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DS} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	15 ns 25 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typical values.




Fig. 6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; at 400 mA/10 V; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ; V<sub>GS(th)</sub> at 1 mA; typical values.




Fig. 10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DS(on)}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V; $f = 1$ kHz	$ y_{fs} $	typ.	250 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate source voltage (open drain)	$V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DS}$	min.	180 V
Drain-source leakage current $V_{DS} = 120$ V; $V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 100$ $\mu$ A; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.7 V 2.4 V
Drain-source ON-resistance (see Fig. 4) $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 300$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ.	6 $\Omega$
Transfer admittance at $f = 1$ kHz $I_D = 300$ mA; $V_{DS} = 15$ V	$ Y_{fs} $	typ.	250 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{is}$	typ. max.	50 pF 65 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{os}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rs}$	typ. max.	6 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 300$ mA; $V_{DS} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$ $t_{off}$	max. max.	10 ns 15 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typ. values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 0.1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

# HIGH-VOLTAGE N-CHANNEL VERTICAL D-MOS TRANSISTOR

High-voltage N-channel vertical D-MOS transistor in plastic TO-126 envelope and intended for use in relay, high-speed and line-transformer drivers.

Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching, low power switching losses
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$ )	$V_{DS(SM)}$	max.	525 V
Gate-source voltage (open drain)	$V_{GS}$	max.	20 V
Drain current (d.c.)	$I_D$	max.	0,75 A
Total power dissipation up to $T_{mb} = 75 \text{ }^\circ\text{C}$	$P_{tot}$	max.	15 W
Drain-source ON-resistance $I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DS(on)}$	typ.	15 $\Omega$
Transfer admittance $I_D = 250 \text{ mA}; V_{DS} = 20 \text{ V}; f = 1 \text{ kHz}$	$ y_{fs} $	typ.	400 mS


## MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-126.

Drain connected to mounting base.

Pinning;  
1 = source  
2 = drain  
3 = gate



(1) Lead dimensions uncontrolled under this zone

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \leq 50 \mu s$ )	$V_{DS(SM)}$	max.	525 V
Gate-source voltage (open drain)	$V_{GS0}$	max.	20 V
Drain current (d.c.)	$I_D$	max.	0,75 A
Drain current (peak)	$I_{DM}$	max.	1,5 A
Total power dissipation up to $T_{mb} = 75 \text{ }^\circ\text{C}$	$P_{tot}$	max.	15 W
Storage temperature	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient	$R_{th j-a}$		100 K/W
From junction to mounting base	$R_{th j-mb}$		5 K/W

## CHARACTERISTICS

$T_j = 25 \text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100 \mu\text{A}; V_{GS} = 0$	$V_{(BR)DS}$	>	450 V
Drain-source leakage current $V_{DS} = 350 \text{ V}; V_{GS} = 0$	$I_{DSS}$	<	25 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	$I_{GSS}$	<	100 nA
Gate-source cut-off voltage $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	$V_{(P)GS}$	> <	2,0 V 4,0 V
Drain-source ON-resistance (see Fig. 4) $I_D = 100 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ. <	10 $\Omega$ 14 $\Omega$
$I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ.	15 $\Omega$
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 250 \text{ mA}; V_{DS} = 20 \text{ V}$	$ y_{fs} $	typ.	400 mS
Input capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{is}$	typ. <	75 pF 100 pF
Output capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{os}$	typ. <	25 pF 35 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	$C_{rs}$	typ. <	3 pF 5 pF
Switching times (see Figs 2 and 3) $I_D = 100 \text{ mA}; V_{DS} = 200 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	$t_{on}$	<	10 ns
	$t_{off}$	<	100 ns




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 20\text{ V}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)\ at\ 1\ mA}$ ; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

### Features

- Low  $R_{DS\ on}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\ ^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 500\ \text{mA}; V_{GS} = 10\ \text{V}$	$R_{DSon}$	typ. max.	2.0 $\Omega$ 4.0 $\Omega$
Transfer admittance $I_D = 500\ \text{mA}; V_{DS} = 15\ \text{V}$	$ y_{fs} $	typ.	300 mS


### MECHANICAL DATA

Dimensions in mm


Fig.1 SOT89.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Marking: KM



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	0.5 A
Drain current (peak)	$I_{DM}$	max.	1.0 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

## THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage

$I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$

$V_{(BR)DSS}$  min. 80 V

Drain-source leakage current

$V_{DS} = 60\text{ V}; V_{GS} = 0$

$I_{DSS}$  max. 1  $\mu\text{A}$

Gate-source leakage current

$V_{GS} = 20\text{ V}; V_{DS} = 0$

$I_{GSS}$  max. 100 nA

Gate threshold voltage

$I_D = 1\text{ mA}; V_{DS} = V_{GS}$

$V_{GS(th)}$  min. 1.5 V  
max. 3.5 V

Drain-source ON-resistance

$I_D = 500\text{ mA}; V_{GS} = 10\text{ V}$

$R_{DSon}$  typ. 2.0  $\Omega$   
max. 3.0  $\Omega$

Transfer admittance

$I_D = 500\text{ mA}; V_{DS} = 15\text{ V}$

$|y_{fs}|$  typ. 300 mS

Input capacitance at  $f = 1\text{ MHz}$

$V_{DS} = 10\text{ V}; V_{GS} = 0$

$C_{iss}$  typ. 45 pF  
max. 60 pF

Output capacitance at  $f = 1\text{ MHz}$

$V_{DS} = 10\text{ V}; V_{GS} = 0$

$C_{oss}$  typ. 30 pF  
max. 45 pF

Feedback capacitance at  $f = 1\text{ MHz}$

$V_{DS} = 10\text{ V}; V_{GS} = 0$

$C_{rss}$  typ. 8 pF  
max. 12 pF

Switching times (see Figs 2 and 3)

$I_D = 500\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$

$t_{on}$  max. 10 ns  
 $t_{off}$  max. 15 ns

## Note

1. Transistors mounted on a substrate with surface area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25\text{ }^\circ\text{C}$ ; typical values at  $V_{DS} = 10\text{ V}$ .




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values.  
at 500 mA/10 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA;  
typical values.




Fig.10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT23 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for telephone ringer and for application with relay, high-speed and line transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low  $R_{DS\ on}$

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	175 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	300 mW
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 175$ mA; $V_{DS} = 5$ V	$ y_{fs} $	typ.	150 mS


### MECHANICAL DATA

Fig.1 SOT23.

Dimensions in mm  
Marking: 02p

#### Pinning

- 1 = gate  
2 = source  
3 = drain



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	100 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	175 mA
Drain current (peak)	$I_{DM}$	max.	600 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	300 mW
Storage temperature range	$T_{stg}$	-65 to + 150	°C
Junction temperature	$T_j$	max.	150 °C

## THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
-----------------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 10$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	80 V
Drain-source leakage current $V_{DS} = 60$ V; $V_{GS} = 0$	$I_{DSS}$	max.	1.0 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate-source cut-off voltage $I_D = 1$ mA; $V_{DS} = V_{GS}$	$V_{(P)GS}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $I_D = 150$ mA; $V_{GS} = 5$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 175$ mA; $V_{DS} = 5$ V	$ Y_{fs} $	typ.	150 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	15 pF 30 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	13 pF 20 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	3 pF 6 pF
Switching times (see Figs 2 and 3) $I_D = 175$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	4 ns 10 ns

## Note

1. Transistors mounted on a ceramic substrate of 7 mm x 5 mm x 0.7 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.6  $T_j = 25^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typ. values at 150 mA/5 V.




Fig.9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 T<sub>j</sub> = 25 °C; V<sub>GS</sub> = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in SOT89 envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25^\circ C$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250 \text{ mA}; V_{DS} = 15 \text{ V}$	$ y_{fs} $	typ.	250 mS


### MECHANICAL DATA

Dimensions in mm


Fig. 1 SOT89.

Pinning:

- 1 = source
- 2 = gate
- 3 = drain



Marking: KN



BOTTOM VIEW

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 100\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Drain-source ON-resistance $I_D = 250\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	6 $\Omega$ 12 $\Omega$
Transfer admittance $I_D = 250\text{ mA}; V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	70 pF 90 pF
Output capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 250\text{ mA}; V_{DD} = 50\text{ V}; V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$	typ. max.	4 ns 10 ns
	$t_{off}$	typ. max.	15 ns 25 ns

**Note**

1. Transistor mounted on a ceramic substrate with area of  $2.5\text{ cm}^2$  and thickness of 0.7 mm.






Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig. 4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typical values.




Fig. 6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; at 400 mA/10 V; typical values.




Fig. 9  $k = \frac{V_{GS(th)\ at\ T_j}}{V_{GS(th)\ at\ 25\ ^\circ C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig. 10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA


Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ Y_{fs} $	typ.	250 mS

### MECHANICAL DATA


Fig.1 SOT89.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Marking: K0



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \leq 2$ ms)	$V_{DS(SM)}$	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	300 mA
Drain current (peak)	$I_{DM}$	max.	800 mA
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to + 150 °C
Junction temperature	$T_j$	max.	150 °C

## THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

## CHARACTERISTICS

$T_j = 25$  °C unless otherwise specified

Drain-source breakdown voltage $I_D = 100$ $\mu$ A; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	180 V
Drain-source leakage current $V_{DS} = 120$ V; $V_{GS} = 0$	$I_{DSS}$	max.	10 $\mu$ A
Gate-source leakage current $V_{GS} = 20$ V; $V_{DS} = 0$	$I_{GSS}$	max.	100 nA
Gate threshold voltage $I_D = 100$ $\mu$ A; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	0.7 V 2.7 V
Drain-source ON-resistance $I_D = 15$ mA; $V_{GS} = 3$ V	$R_{DSon}$	typ. max.	7 $\Omega$ 10 $\Omega$
$I_D = 300$ mA; $V_{GS} = 10$ V	$R_{DSon}$	typ.	6 $\Omega$
Transfer admittance $I_D = 300$ mA; $V_{DS} = 15$ V	$ y_{fs} $	typ.	250 mS
Input capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{iss}$	typ. max.	50 pF 65 pF
Output capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1$ MHz $V_{DS} = 10$ V; $V_{GS} = 0$	$C_{rss}$	typ. max.	6 pF 10 pF
Switching times (see Figs 2 and 3) $I_D = 300$ mA; $V_{DD} = 50$ V; $V_{GS} = 0$ to 10 V	$t_{on}$ $t_{off}$	max. max.	10 ns 15 ns

1. Transistors mounted on a ceramic substrate with area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5  $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 10\text{ V}$ ; typ. values.




Fig.6  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS\ on\ at\ T_j}}{R_{DS\ on\ at\ 25\ ^\circ C}}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)}\ at\ T_j}{V_{GS(th)}\ at\ 25\ ^\circ C}$ ;  $V_{GS(th)}$  at 0.1 mA; typical values.




Fig.10  $T_j = 25\ ^\circ C$ ;  $V_{GS} = 0$ ;  $f = 1\ MHz$ ; typical values.

## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

**Features:**

- Very low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

**QUICK REFERENCE DATA**

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4,5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS


**MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

**Pinning**

- 1 = source
- 2 = gate
- 3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Drain current (peak)	$-I_{DM}$	max.	0.8 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 4.8\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 20 ns

**Note**

1. Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  
T<sub>j</sub> = 25 °C; typical values.




Fig.5 Transfer characteristics.  
T<sub>j</sub> = 25 °C; -V<sub>DS</sub> = 10 V; typical values.




Fig.6 Output characteristics. T<sub>j</sub> = 25 °C; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7.5 $\Omega$ 10 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning

- 1 = source  
2 = gate  
3 = drain



Note: Various pinout configurations available.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	0.83 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	150 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	7.5 $\Omega$ 10 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 40\text{ V}; -V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 10 ns

**Note**

1. Transistor mounted on printed circuit board, max. lead length 4 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics.  $T_j = 25\text{ }^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics.  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.



## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD technology.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,3 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ.	4,5 $\Omega$
		max.	6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS

### MECHANICAL DATA

Dimensions in mm


Fig. 1 SOT89.

Pinning:


1 = source

2 = gate

3 = drain



marking: LM



7Z69230.6

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Drain current (peak)	$-I_{DM}$	max.	0.8 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 4.8\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	200 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 20 ns

**Note:**

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup> and thickness = 0,7 mm.






Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.



# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD-technology.

### Features

- Very low  $R_{DSon}$
- Direct interface to C-MOS, TTL
- High-speed switching
- No second breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,25 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	max. typ.	10 $\Omega$ 7.5 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS


### MECHANICAL DATA

Dimensions in mm


Fig. 1 SOT89.

#### Pinning:

- 1 = source
- 2 = gate
- 3 = drain



Marking: LN



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Drain current (peak)	$-I_{DM}$	max.	0.5 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DSon}$	max. typ..	10 $\Omega$ 7.5 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ y_{fs} $	typ.	125 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	30 pF 45 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	20 pF 30 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	5 pF 10 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0$ to $10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 10 ns

**Note:**

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup>; thickness = 0,7 mm.




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.




Fig.5 Transfer characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ;  $-V_{DS} = 10\text{ V}$ ; typical values.




Fig.6 Output characteristics;  $T_j = 25\text{ }^\circ\text{C}$ ; typical values.



# N-channel depletion mode vertical D-MOS transistors

**BST124**

## FEATURES

- High-speed switching
- No secondary breakdown.

## DESCRIPTION


N-channel depletion mode vertical D-MOS transistor in a TO-126 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING - TO-126

PIN	DESCRIPTION
1	source
2	drain
3	gate

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$I_D$	DC drain current		–	450	mA
$P_{tot}$	total power dissipation	up to $T_h = 120\text{ °C}$	–	6	W
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA};$ $V_{GS} = 0$	–	20	$\Omega$
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\text{ }\mu\text{A};$ $V_{DS} = 60\text{ V}$	–1.65	–0.75	V



## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	250	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	DC drain current		–	450	mA
$I_{DM}$	peak drain current		–	1.2	A
$P_{tot}$	total power dissipation	up to $T_h = 120\text{ °C}$	–	6	W
$T_{stg}$	storage temperature		–65	+150	$^{\circ}\text{C}$
$T_j$	operating junction temperature		–	150	$^{\circ}\text{C}$

# N-channel depletion mode vertical D-MOS transistors

BST124

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-h}$	from junction to heatsink	5 K/W

## STATIC CHARACTERISTICS





$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}; V_{GS} = -3\ \text{V}$	250	–	V
$I_{DSX}$	drain-source cut-off leakage current	$V_{DS} = 200\ \text{V}; V_{GS} = -3\ \text{V}$	–	100	nA
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 20\ \text{V}; V_{DS} = 0$	–	100	nA
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 100\ \mu\text{A}; V_{DS} = 60\ \text{V}$	–1.65	–0.75	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}; V_{DS} = 3\ \text{V}$	–1.4	–0.6	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\ \text{mA}; V_{GS} = 0$	–	20	$\Omega$
		$I_D = 250\ \text{mA}; V_{GS} = 5\ \text{V}$	–	12	$\Omega$
$I_{DSS}$	drain saturation current	$V_{DS} = 25\ \text{V}; V_{GS} = 0$	70	–	mA
$ Y_{fs} $	transfer admittance	$I_D = 250\ \text{mA}; V_{DS} = 25\ \text{V}$	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\ \text{V}; V_{GS} = -3\ \text{V};$ $f = 1\ \text{MHz}$	–	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\ \text{V}; V_{GS} = -3\ \text{V};$ $f = 1\ \text{MHz}$	–	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\ \text{V}; V_{GS} = -3\ \text{V};$ $f = 1\ \text{MHz}$	–	15	pF
<b>Switching times (see Figs 2 and 3)</b>					
$t_{on}$	turn-on time	$I_D = 250\ \text{mA}; V_{DD} = 50\ \text{V};$ $V_{GS} = -3\ \text{to } +5\ \text{V}$	–	10	ns
$t_{off}$	turn-off time	$I_D = 250\ \text{mA}; V_{DD} = 50\ \text{V};$ $V_{GS} = +5\ \text{to } -3\ \text{V}$	–	30	ns







N-channel depletion mode vertical D-MOS transistors

BST124



N-channel depletion mode vertical D-MOS transistors

BST124



N-channel depletion mode vertical D-MOS transistors

BST124




Fig.10 Transient thermal resistance from junction to heatsink as a function of pulse time; typical values.





Fig.11 SOAR curve.

N-channel depletion mode  
vertical D-MOS transistors

BST124




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$$

Typical  $R_{DS(on)}$ :

- (1)  $I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}.$
- (2)  $I_D = 20 \text{ mA}; V_{GS} = 0.$

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$$

Typical  $V_{GS(th)}$  at  $I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}.$

Fig.13 Temperature coefficient gate-source threshold voltage.

## N-CHANNEL FETS

Silicon symmetrical n-channel junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for switching applications. The devices have the feature: low 'on' resistance at zero gate voltage.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V	
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	350	mW	
Drain current			<b>BSV78</b>	<b>.BSV79</b>	<b>BSV80</b>
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	10 mA
Gate-source cut-off voltage		>	3.75	2.0	1.0 V
$I_D = 1\text{ nA}; V_{GS} = 15\text{ V}$	$-V_{(P)GS}$	<	11	7.0	5.0 V
Drain-source resistance (on) at $f = 1\text{ kHz}$					
$I_D = 0; V_{GS} = 0$	$r_{ds\ on}$	<	25	40	60 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$					
$V_{DS} = 0; -V_{GS} = 10\text{ V}$	$C_{rs}$	<	5	5	5 pF
Turn-on time	$t_{on}$	<	10	18	30 ns
Turn-off time	$t_{off}$	<	10	16	32 ns

## MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-18.

Gate connected to case

## Pinning

- 1 = source  
2 = drain  
3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40 V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40 V
Forward gate current	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	350 mW
Storage temperature range	$T_{stg}$		-65 to + 175 $^{\circ}\text{C}$
Operating junction temperature	$T_j$	max.	175 $^{\circ}\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	430 K/W
--------------------------------------	---------------	---	---------

## CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

## Gate cut-off currents

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	<	0.25	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_j = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0.5	$\mu\text{A}$

## Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX}$	<	0.25	nA
$V_{DS} = 15\text{ V}; -V_{GS} = 12\text{ V}; T_j = 150\text{ }^\circ\text{C}$	$I_{DSX}$	<	0.5	$\mu\text{A}$

## Drain current

			BSV78	BSV79	BSV80	
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	10	mA

## Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS}$	>	3.75	2.0	1.0	V
		<	11	7.0	5.0	V

## Gate-source voltage

$I_D = 1.5\text{ }\mu\text{A}; V_{DS} = 15\text{ V}$	$-V_{GS}$	>	3.5	1.75	0.75	V
		<	10	6.0	4.0	V

## Drain-source voltage (on)

$I_D = 20\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<	500			mV
$I_D = 10\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<		400		mV
$I_D = 5\text{ mA}; V_{GS} = 0$	$V_{DSon}$	<			325	mV

Drain-source resistance (on) at  $f = 1\text{ kHz}$ 

$I_D = 0; V_{GS} = 0$	$r_{ds\text{ on}}$	<	25	40	60	$\Omega$
-----------------------	--------------------	---	----	----	----	----------

y parameters at  $f = 1\text{ MHz}$  (common source)

$-V_{GS} = 10\text{ V}; V_{DS} = 0$						
Input capacitance	$C_{is}$	<	10	10	10	pF
Feedback capacitance	$C_{rs}$	<	5	5	5	pF

Switching times (see Fig. 2)

Turn-on time when switched from

$-V_{GSoff} = 11\text{ V}$  to  $I_{Don} = 20\text{ mA}$ ;  $V_{DD} = 10\text{ V}$  (BSV78)

$-V_{GSoff} = 7\text{ V}$  to  $I_{Don} = 10\text{ mA}$ ;  $V_{DD} = 10\text{ V}$  (BSV79)

$-V_{GSoff} = 5\text{ V}$  to  $I_{Don} = 5\text{ mA}$ ;  $V_{DD} = 10\text{ V}$  (BSV80)

delay time

rise time

turn-on time

Turn-off time when switched from

$I_{Don} = 20\text{ mA}$  to  $-V_{GSoff} = 11\text{ V}$ ;  $V_{DD} = 10\text{ V}$  (BSV78)

$I_{Don} = 10\text{ mA}$  to  $-V_{GSoff} = 7\text{ V}$ ;  $V_{DD} = 10\text{ V}$  (BSV79)

$I_{Don} = 5\text{ mA}$  to  $-V_{GSoff} = 5\text{ V}$ ;  $V_{DD} = 10\text{ V}$  (BSV80)

fall time

storage time

turn-off time

	BSV78	BSV79	BSV80
$t_d$	< 5	10	10 ns
$t_r$	< 5	8	20 ns
$t_{on}$	< 10	18	30 ns
$t_f$	< 6	11	24 ns
$t_s$	< 4	5	8 ns
$t_{off}$	< 10	16	32 ns





Fig. 2 Switching times test circuit and input and output waveforms.

	BSV78	BSV79	BSV80
$R_L =$	424	909	1885 $\Omega$

Pulse generator:

$R_i = 50\ \Omega$

$t_r < 0.5\text{ ns}$

$t_f < 5\text{ ns}$


Oscilloscope:



$R_i = 50\ \Omega$




$t_r < 1\text{ ns}$



$t_f < 1\text{ ns}$











## N-CHANNEL IG-MOS-FET

Symmetrical depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for chopper and other special switching applications, e.g. timing circuits, multiplex circuits, etc. The features are a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

## QUICK REFERENCE DATA

Drain-source resistance (on) at  $f = 1 \text{ kHz}$

$$V_{DS} = 0; V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$$R_{ds \text{ on}} \quad \text{max.} \quad 50 \ \Omega$$

Drain-source resistance (off)

$$V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}; V_{BS} = 0$$

$$R_{DS \text{ off}} \quad \text{min.} \quad 10 \ \text{G}\Omega$$

Feedback capacitance at  $f = 1 \text{ MHz}$

$$-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_B = 0$$

$$C_{rs} \quad \text{typ.} \quad 0.5 \ \text{pF}$$

$$-V_{GD} = 5 \text{ V}; V_{SD} = 0; I_B = 0$$

$$C_{rd} \quad \text{typ.} \quad 0.5 \ \text{pF}$$




## MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

**Pinning**

- 1 = drain
- 2 = source
- 3 = gate
- 4 = substrate (b)  
connected to case



Accessories: 56246 (distance disc).

**Note**

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-substrate voltage	$V_{DB}$	max.	30 V
Source-substrate voltage	$V_{SB}$	max.	30 V
Gate-substrate voltage (continuous)	$V_{GB}$	max. min.	10 V -10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; $f > 100$ Hz	$V_{G-N}$	max. min.	15 V -15 V
Non-repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; $t < 10$ ms	$V_{G-N}$	max. min.	50 V -50 V
Drain current (DC)	$I_D$	max.	25 mA
Drain current (peak value) $t_p = 20$ ms; $\delta = 0.1$	$I_{DM}$	max.	50 mA
Source current (peak value) $t_p = 20$ ms; $\delta = 0.1$	$I_{SM}$	max.	50 mA
Total power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$		-65 to + 125 °C
Junction temperature	$T_j$	max.	125 °C
<b>THERMAL RESISTANCE</b>			
From junction to ambient in free air	$R_{th j-a}$	=	500 K/W

## CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain cut-off currents;  $V_{BS} = 0$

$$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V} \quad I_{DSX} < 1\text{ nA}$$

$$V_{DS} = 10\text{ V}; -V_{GS} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C} \quad I_{DSX} < 1\text{ }\mu\text{A}$$

Source cut-off currents;  $V_{BD} = 0$

$$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V} \quad I_{SDX} < 1\text{ nA}$$

$$V_{SD} = 10\text{ V}; -V_{GD} = 5\text{ V}; T_j = 125\text{ }^\circ\text{C} \quad I_{SDX} < 1\text{ }\mu\text{A}$$

Gate currents;  $V_{BS} = 0$

$$-V_{GS} = 10\text{ V}; V_{DS} = 0 \quad -I_{GSS} < 10\text{ pA}$$

$$V_{GS} = 10\text{ V}; V_{DS} = 0 \quad I_{GSS} < 10\text{ pA}$$

$$-V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad -I_{GSS} < 200\text{ pA}$$

$$V_{GS} = 10\text{ V}; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad I_{GSS} < 200\text{ pA}$$

Bulk currents;  $V_{GB} = 0$

$$-V_{BD} = 30\text{ V}; I_S = 0 \quad -I_{BDO} < 10\text{ }\mu\text{A}$$

$$-V_{BS} = 30\text{ V}; I_D = 0 \quad -I_{BSO} < 10\text{ }\mu\text{A}$$

Drain-source resistance (on) at  $f = 1\text{ kHz}$ ;  $V_{BS} = 0$

$$V_{GS} = 0; V_{DS} = 0 \quad R_{ds\text{ on}} < 100\text{ }\Omega$$

$$V_{GS} = 0; V_{DS} = 0; T_j = 125\text{ }^\circ\text{C} \quad R_{ds\text{ on}} < 150\text{ }\Omega$$

$$+V_{GS} = 5\text{ V}; V_{DS} = 0 \quad R_{ds\text{ on}} < 50\text{ }\Omega$$

Drain-source resistance (off)

$$-V_{GS} = 5\text{ V}; V_{DS} = 10\text{ V}; V_{BS} = 0 \quad R_{DS\text{ off}} > 10\text{ G}\Omega$$



Feedback capacitances at  $f = 1\text{ MHz}$

$$-V_{GS} = 5\text{ V}; V_{DS} = 0; I_B = 0 \quad C_{rs} \text{ typ. } 0.5\text{ pF}$$



$$-V_{GD} = 5\text{ V}; V_{SD} = 0; I_B = 0 \quad C_{rd} \text{ typ. } 0.5\text{ pF}$$

Gate to all other terminals capacitance at  $f = 1\text{ MHz}$

$$-V_{GB} = 5\text{ V}; V_{SB} = V_{DB} = 0 \quad C_{g-n} < 6\text{ pF}$$









Data sheet	
status	Product specification
date of issue	July 1993

# J108/J109/J110

## N-channel junction FETs

### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for J108)

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a TO-92 envelope. They are intended for use in applications such as analog switches, choppers and commutators.


### PINNING - TO-92

PIN	DESCRIPTION
1	gate
2	source
3	drain

### Note

1. Drain and source are interchangeable.

### PIN CONFIGURATION



**N-channel junction FETs****J108/J109/J110****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 50\text{ }^\circ\text{C}$	-	400	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	250	K/W

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	J108 80 J109 40 J110 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	J108 3 J109 2 J110 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	J108 - J109 - J110 -	8 12 18	$\Omega$

## N-channel junction FETs

## J108/J109/J110

## DYNAMIC CHARACTERISTICS


 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Fig.2)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

## Notes

1. Test conditions for switching times are as follows:

- $V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);
- $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\ \Omega$  (J108);
- $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\ \Omega$  (J109);
- $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\ \Omega$  (J110).



N-channel junction FETs

J108/J109/J110




Fig.3 Input and output waveforms.

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

### Features

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS\ on}$  at zero gate voltage

### QUICK REFERENCE DATA

			J111	J112	J113	
Drain-source voltage	$\pm V_{DS}$	max.	40	40	40	V
Drain current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	20	5	2	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400	400	400	mW
Gate-source cut-off voltage $V_{DS} = 5\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{GS\ off}$	min. max.	3 10	1 5	0.5 3	V V
Drain-source on-state resistance $V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	30	50	100	$\Omega$





### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92.

### Pinning

- 1 = Gate  
2 = Source  
3 = Drain



Note: Drain and source are interchangeable.

7Z78972.4

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate-drain voltage	$-V_{GDO}$	max.	40 V
Gate forward current (DC)	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400 mW
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	250 K/W
--------------------------------------	---------------	---	---------

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			J111	J112	J113	
Gate reverse current $-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1	1	1	nA
Drain cut-off current $V_{DS} = 5\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1	nA
Drain saturation current $V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	20	5	2	mA
Gate-source breakdown voltage $-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min.	40	40	40	V
Gate-source cut-off voltage $V_{DS} = 5\text{ V}; I_D = 1\text{ }\mu\text{A}$	$-V_{GS\ off}$	min. max.	3 10	1 5	0.5 3	V V
Drain-source on-state resistance $V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	30	50	100	$\Omega$



**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

$C_{is}$  typ. 6 pF

$V_{DS} = -V_{GS} = 0; f = 1\text{ MHz}$

$C_{is}$  typ. 22 pF  
max. 28 pF

Feedback capacitance

$V_{DS} = 0; -V_{GS} = 10\text{ V}; f = 1\text{ MHz}$

$C_{rs}$  typ. 3 pF

Switching times

test conditions

$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GSoff}$

$-V_{GSoff} = 12\text{ V}; R_L = 750\text{ }\Omega$  for J111

$-V_{GSoff} = 7\text{ V}; R_L = 1550\text{ }\Omega$  for J112

$-V_{GSoff} = 5\text{ V}; R_L = 3150\text{ }\Omega$  for J113

Rise time

$t_r$  typ. 6 ns

Turn-on time

$t_{on}$  typ. 13 ns

Fall time

$t_f$  typ. 15 ns

Turn-off time

$t_{off}$  typ. 35 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



## P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in a plastic TO-92 envelope and intended for application with analog switches, choppers, commutators etc.

A special feature is the interchangeability of the drain and source connections.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GS0}$	max.	30	V
Gate current	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400	mW
Drain current				
$-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	mA
		max.	135	mA
Drain-source ON-resistance				
$-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	85	$\Omega$

		J174	J175	J176	J177	
$-I_{DSS}$	min.	20	7	2	1.5	mA
$-I_{DSS}$	max.	135	70	35	20	mA
$R_{DS\ on}$	max.	85	125	250	300	$\Omega$


### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92.

Pinning:

- 1 = Source
- 2 = Gate
- 3 = Drain



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GSO}$	max.	30	V
Gate-drain voltage	$V_{GDO}$	max.	30	V
Gate current (DC)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	$P_{tot}$	max.	400	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{thj-a}$	=	250	K/W
--------------------------------------	-------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			<b>J174</b>	<b>J175</b>	<b>J176</b>	<b>J177</b>	
Gate cut-off current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	1	1	1	1	nA
Drain cut-off current $-V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1	1	nA
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	7	2	1.5	mA
		max.	135	70	35	20	mA
Gate-source breakdown voltage $I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	min.	30	30	30	30	V
Gate-source cut-off voltage $-I_D = 10\text{ nA}; V_{DS} = -15\text{ V}$	$V_{GSoff}$	min.	5	3	1	0.8	V
		max.	10	6	4	2.25	V
Drain-source ON-resistance $-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DSon}$	max.	85	125	250	300	$\Omega$

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$-V_{GS} = V_{DS} = 0$

$C_{is}$	typ.	8	pF
$C_{is}$	typ.	30	pF

Feedback capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$C_{rs}$	typ.	4	pF
----------	------	---	----

Switching times (see Fig. 2 + 3)

			<b>J174</b>	<b>J175</b>	<b>J176</b>	<b>J177</b>	
Delay time	$t_d$	typ.	2	5	15	20	ns
Rise time	$t_r$	typ.	5	10	20	25	ns
Turn-on time	$t_{on}$	typ.	7	15	35	45	ns
Storage time	$t_s$	typ.	5	10	15	20	ns
Fall time	$t_f$	typ.	10	20	20	25	ns
Turn-off time	$t_{off}$	typ.	15	30	35	45	ns

Test conditions:

$-V_{DD}$	10	6	6	6	V
$V_{GS\text{ off}}$	12	8	6	3	V
$R_L$	560	1200	2000	2900	$\Omega$
$V_{GS\text{ on}}$	0	0	0	0	V




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms;

$$t_d + t_r = t_{on}$$

$$t_s + t_f = t_{off}$$



# N-channel silicon field-effect transistors

## J308/309/310

### FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a TO-92 envelope. They are intended for use in the AM input stage in car radios and in UHF/VHF amplifiers, oscillators and mixers.

### PINNING - TO-92

PIN	DESCRIPTION
1	gate
2	source
3	drain

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10\text{ V};$ $V_{GS} = 0$			
	J308		12	60	mA
	J309		12	30	mA
	J310		24	60	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50\text{ °C}$	–	400	mW
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10\text{ V};$ $I_D = 1\text{ }\mu\text{A}$			
	J308		1	6.5	V
	J309		1	4	V
	J310		2	6.5	V
$Y_{fs}$	common-source transfer admittance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA}$	10	–	mS

# N-channel silicon field-effect transistors

J308/309/310

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$-V_{GSO}$	gate-source voltage		–	25	V
$-V_{GDO}$	gate-drain voltage		–	25	V
$I_G$	forward gate current	DC value	–	50	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 50\text{ °C}$	–	400	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	250	K/W

### Note

1. Device mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead minimum 10 x 10 mm



# N-channel silicon field-effect transistors

J308/309/310

## STATIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	–	–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10\text{ V}$ ; $V_{GS} = 0$				
	J308		12	–	60	mA
	J309		12	–	30	mA
	J310		24	–	60	mA
$-I_{GSS}$	reverse gate leakage current	$-V_{GS} = 15\text{ V}$ ; $V_{DS} = 0$	–	–	1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	–	1	V
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10\text{ V}$ ; $I_D = 1\text{ }\mu\text{A}$				
	J308		1	–	6.5	V
	J309		1	–	4	V
	J310		2	–	6.5	V
$R_{DS(on)}$	drain-source on-resistance	$V_{DS} = 100\text{ mV}$ ; $V_{GS} = 0$	–	50	–	$\Omega$
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 10\text{ V}$ ; $I_D = 10\text{ mA}$	10	–	–	mS
$ Y_{os} $	common-source output admittance	$V_{DS} = 10\text{ V}$ ; $I_D = 10\text{ mA}$	–	–	250	$\mu\text{S}$

# N-channel silicon field-effect transistors

J308/309/310





## DYNAMIC CHARACTERISTICS





 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 10\text{ V};$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	3	5	pF
		$V_{DS} = 10\text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25\text{ }^\circ\text{C}$	6	–	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0;$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	1.3	2.5	pF
$g_{is}$	common-source input conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	200	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	3	–	mS
$g_{fs}$	common-source transfer conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	13	–	mS
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	12	–	mS
$-g_{rs}$	common-source feedback conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	30	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	450	–	$\mu\text{S}$
$g_{os}$	common-source output conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	150	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	400	–	$\mu\text{S}$
$\bar{e}_n$	equivalent input noise voltage	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ Hz}$	6	–	$\frac{nV}{\sqrt{\text{Hz}}}$

# N-channel silicon field-effect transistors





J308/309/310







# N-channel silicon field-effect transistors

J308/309/310





# N-channel silicon field-effect transistors

J308/309/310







N-channel silicon field-effect transistors

J308/309/310



# N-channel silicon field-effect transistors

J308/309/310





Data sheet	
status	Product specification
date of issue	November 1990

# PMBF107

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		200	V
$I_D$	drain current	DC value	100	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20 \text{ mA}$ $V_{GS} = 2.6 \text{ V}$	28	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.4	V

### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS transistor

## PMBF107

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	200	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$I_D$	drain current	DC value	–	100	mA
$I_{DM}$	drain current	peak value	–	250	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

### Note

1. Device mounted on an FR4 printboard.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

### Note

1. Device mounted on an FR4 printboard.

# N-channel enhancement mode vertical D-MOS transistor

## PMBF107





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	200	–	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 130\text{ V}$ $V_{GS} = 0$	–	–	30	nA
$I_{DSX}$	drain cut-off current	$V_{DS} = 70\text{ V}$ $V_{GS} = 0.2\text{ V}$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	2.4	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 20\text{ mA}$ $V_{GS} = 2.6\text{ V}$	–	20	28	$\Omega$
		$I_D = 150\text{ mA}$ $V_{GS} = 10\text{ V}$	–	14	–	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 250\text{ mA}$ $V_{DS} = 15\text{ V}$	90	180	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	50	65	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	16	25	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	4	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	2	10	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	5	20	ns




# N-channel enhancement mode vertical D-MOS transistor

**PMBF107**




# N-channel enhancement mode vertical D-MOS transistor

**PMBF107**



**N-channel enhancement mode  
vertical D-MOS transistor**

**PMBF107**



- (1)  $I_D = 150 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ .
- (2)  $I_D = 20 \text{ mA}$ ;  $V_{GS} = 2.6 \text{ V}$ .

Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}$ ; typical  $R_{DS(on)}$ .




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}}$ ; typical  $V_{GS(th)}$  at 1 mA.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. Designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits with applications in relay, high-speed and line transformer drivers.

### Features

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300 mW
Drain-source on-resistance $I_D = 200\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ. max.	2.5 $\Omega$ 5.0 $\Omega$
Transfer admittance $I_D = 200\text{ mA}; V_{DS} = 10\text{ V}$	$ y_{fs} $	min. typ.	100 mS 200 mS

### MECHANICAL DATA


Fig.1 SOT23.

Dimensions in mm

Marking code:  
PMBF170 = pKX

### Pinning

- 1 = gate  
2 = source  
3 = drain



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GS0}$	max.	20 V
Drain current (DC)	$I_D$	max.	250 mA
Drain current (peak)	$I_{DM}$	max.	500 mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	$P_{tot}$	max.	300 mW (note 1)
		max.	250 mW (note 2)
Storage temperature range	$T_{stg}$		$-65$ to $+150\text{ }^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient (note 1)	$R_{th\ j-a}$	=	430 K/W
From junction to ambient (note 2)	$R_{th\ j-a}$	=	500 K/W

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$V_{(BR)DSS}$	min.	60 V
		typ.	90 V
Drain-source leakage current $V_{DS} = 25\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	500 nA
$V_{DS} = 48\text{ V}; V_{GS} = 0$	$I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $V_{GS} = 15\text{ V}; V_{DS} = 0$	$I_{GSS}$	max.	10 nA
Gate-source cut-off voltage $I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	min.	0.8 V
		max.	3.0 V
Drain-source on-resistance $I_D = 200\text{ mA}; V_{GS} = 10\text{ V}$	$R_{DS\ on}$	typ.	2.5 $\Omega$
		max.	5.0 $\Omega$
Transfer admittance $I_D = 200\text{ mA}; V_{DS} = 10\text{ V}$	$ y_{fs} $	min.	100 mS
		typ.	200 mS
Input capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0\text{ V}; f = 1\text{ MHz}$	$C_{iss}$	typ.	25 pF
		max.	40 pF
Output capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0\text{ V}; f = 1\text{ MHz}$	$C_{oss}$	typ.	22 pF
		max.	30 pF
Feedback capacitance $V_{DS} = 10\text{ V}; V_{GS} = 0\text{ V}; f = 1\text{ MHz}$	$C_{rss}$	typ.	6 pF
		max.	10 pF

**Notes**

1. Mounted on ceramic substrate measuring 10 mm x 8 mm x 0.7 mm.
2. Mounted on printed-circuit board.



Switching times

$V_{GS} = 0 \text{ to } 10 \text{ V}$ ;  $I_D = 200 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$

$t_{on}$   
 $t_{off}$

max. 10 ns  
max. 15 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.



## N-CHANNEL FETS


Symmetrical silicon n-channel depletion type junction field-effect transistors on a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power chopper or switching applications in industry.

### QUICK REFERENCE DATA

		PMBF4391	PMBF4392	PMBF4393
Drain-source voltage	$\pm V_{DS}$	max. 40	40	40 V
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	> 50	25	5 mA
Gate-source cut-off voltage $V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{(P)GS}$	> 4	2	0.5 V
		< 10	5	3 V
Drain-source resistance (on) at $f = 1\text{ kHz}$ $I_D = 0; V_{GS} = 0$	$R_{ds\ on}$	< 30	60	100 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{GS} = 12\text{ V}; V_{DS} = 0$	$C_{rs}$	< 3.5	3.5	3.5 pF
Turn-off time $V_{DD} = 10\text{ V}; V_{GS} = 0$	$I_D = 12\text{ mA}; -V_{GSM} = 12\text{ V}$	$t_{off}$	< 20	— ns
	$I_D = 6\text{ mA}; -V_{GSM} = 7\text{ V}$	$t_{off}$	< —	35 ns
	$I_D = 3\text{ mA}; -V_{GSM} = 5\text{ V}$	$t_{off}$	< —	— ns
		$t_{off}$	< —	50 ns

### MECHANICAL DATA

Fig. 1 SOT23.



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40 V
Drain-gate voltage	$V_{DGO}$	max.	40 V
Gate-source voltage	$-V_{GSO}$	max.	40 V
Gate current (DC)	$I_G$	max.	50 mA
Total power dissipation up to $T_{amb} = 40\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	250 mW
Storage temperature range	$T_{stg}$		-65 to + 150 $^\circ\text{C}$
Junction temperature	$T_j$	max.	150 $^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient*	$R_{th\ j-a}$	=	430 K/W
---------------------------	---------------	---	---------

**CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Gate-source voltage			
$I_G = 1\text{ mA}; V_{DS} = 0$	$V_{GSon}$	<	1 V
Gate-source cut-off current			
$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}$	$-I_{GSS}$	<	0.1 nA
$V_{DS} = 0\text{ V}; -V_{GS} = 20\text{ V}; T_{amb} = 150\text{ }^\circ\text{C}$	$-I_{GSS}$	<	0.2 $\mu\text{A}$

		PMBF4391	PMBF4392	PMBF4393	
Drain current	$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	25	5 mA
		$I_{DSS} <$	150	75	30 mA
Gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	40 V
Gate-source cut-off voltage	$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	4	2	0.5 V
		$-V_{(P)GS} <$	10	5	3 V
Drain-source voltage (on)	$I_D = 12\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	0.4	-	- V
	$I_D = 6\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.4	- V
	$I_D = 3\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.4 V
Drain-source resistance (on)	$I_D = 0; V_{GS} = 0; f = 1\text{ kHz}; T_{amb} = 25\text{ }^\circ\text{C}$	$r_{ds\ on} <$	30	60	100 $\Omega$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

		PMBF4391	PMBF4392	PMBF4393
<b>Drain cut-off current</b>				
$-V_{GS} = 12\text{ V}$ $-V_{GS} = 7\text{ V}$ $-V_{GS} = 5\text{ V}$	$V_{DS} = 20\text{ V}$	$I_{DSX} < 0.1$	—	— nA
		$I_{DSX} < —$	0.1	— nA
		$I_{DSX} < —$	—	0.1 nA
$-V_{GS} = 12\text{ V}$ $-V_{GS} = 7\text{ V}$ $-V_{GS} = 5\text{ V}$	$V_{DS} = 20\text{ V}; T_{amb} = 150^\circ\text{C}$	$I_{DSX} < 0.2$	—	— $\mu\text{A}$
		$I_{DSX} < —$	0.2	— $\mu\text{A}$
		$I_{DSX} < —$	—	0.2 $\mu\text{A}$
<b>y-parameters (common source)</b>				
$V_{DS} = 20\text{ V}; V_{GS} = 0; f = 1\text{ MHz}; T_{amb} = 25^\circ\text{C}$				
Input capacitance	$C_{is}$	< 14	14	14 pF
<b>Feedback capacitance</b>				
$-V_{GS} = 12\text{ V}$	$C_{rs}$	< 3.5	—	— pF
$-V_{GS} = 7\text{ V}$	$C_{rs}$	< —	3.5	— pF
$-V_{GS} = 5\text{ V}$	$C_{rs}$	< —	—	3.5 pF
<b>Switching times</b>				
$V_{DD} = 10\text{ V}; V_{GS} = 0$				
<b>Conditions <math>I_D</math> and <math>-V_{GSoff}</math></b>				
	$I_D$	= 12	6	3 mA
	$-V_{GSoff}$	= 12	7	5 V
	$R_L$	= 750	1550	3150 $\Omega$
Rise time	$t_r$	< 5	5	5 ns
Turn on time	$t_{on}$	< 15	15	15 ns
Fall time	$t_f$	< 15	20	30 ns
Turn off time	$t_{off}$	< 20	35	50 ns





Fig.2 Switching times waveforms.



Pulse generator:

- $t_r < 0.5 \text{ ns}$
- $t_f < 0.5 \text{ ns}$
- $t_p = 100 \mu\text{s}$
- $\delta = 0.01$

Oscilloscope:

- $R_i = 50 \Omega$

Fig. 3 Test circuit.




Fig.4 Power derating curve.

# N-channel field-effect transistor

# PMBF4416; PMBF4416A

## FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

## DESCRIPTION

N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

## PINNING - SOT23


PIN	DESCRIPTION
1	source
2	drain
3	gate

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	30	V
	PMBF4416 PMBF4416A		-	35	V
$I_{DSS}$	drain-source current	$V_{DS} = 15\text{ V};$ $V_{GS} = 0$	5	15	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	-	250	mW
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V};$ $I_D = 1\text{ nA}$	-	-6	V
	PMBF4416 PMBF4416A		-2.5	-6	V
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 15\text{ V};$ $V_{GS} = 0; f = 1\text{ kHz}$	4.5	7.5	mS



## N-channel field-effect transistor

## PMBF4416; PMBF4416A

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage				
	PMBF4416		–	30	V
	PMBF4416A		–	35	V
$V_{GSO}$	gate-source voltage				
	PMBF4416		–	–30	V
	PMBF4416A		–	–35	V
$V_{GDO}$	gate-drain voltage				
	PMBF4416		–	–30	V
	PMBF4416A		–	–35	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

## Note

1. Mounted on an FR4 printed-circuit board.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_G = -1\ \mu\text{A}$			
	PMBF4416		–30	–	V
	PMBF4416A		–35	*	V
$I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15\text{ V}$	–	1	nA
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	5	15	mA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$ ; $I_D = 1\text{ nA}$			
	PMBF4416		–	–6	V
	PMBF4416A		–2.5	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	4.5	7.5	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	PMBF4416		–	50	$\mu\text{S}$
	PMBF4416A		–	50	$\mu\text{S}$





## N-channel field-effect transistor

## PMBF4416; PMBF4416A

## DYNAMIC CHARACTERISTICS





 $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 15\text{ V}$ ;  $V_{GS} = 0$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$f = 1\text{ MHz}$	–	–	4	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	–	2	pF
$C_{fs}$	feedback capacitance	$f = 1\text{ MHz}$	–	–	0.8	pF
$g_{is}$	common source input conductance	$f = 100\text{ MHz}$	–	–	100	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	1	mS
$g_{is}$	common source transfer conductance	$f = 100\text{ MHz}$	–	5.2	–	mS
		$f = 400\text{ MHz}$	4	5	–	mS
$g_{fs}$	common source feedback conductance	$f = 100\text{ MHz}$	–	–8	–	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–100	–	$\mu\text{S}$
$g_{os}$	common source output conductance	$f = 100\text{ MHz}$	–	–	75	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	100	$\mu\text{S}$
$V_n$	equivalent input noise voltage	$f = 100\text{ Hz}$	–	5	–	nV/ $\sqrt{\text{Hz}}$







N-channel field-effect transistor

PMBF4416; PMBF4416A






N-channel field-effect transistor

PMBF4416; PMBF4416A



N-channel field-effect transistor

PMBF4416; PMBF4416A



**SPICE parameters for PMBF4416**  
September 1992; version 1.0.

1	VTO = -3.553	V
2	BETA = 792.6	$\mu\text{A}/\text{V}^2$
3	LAMBDA = 18.46	m/V
4	RD = 7.671	$\Omega$
5	RS = 7.671	$\Omega$
6	IS = 333.4	aA
7	CGSO = 2.920	pF
8	CGDO = 2.261	pF
9	PB = 1.090	V
10 (note 1)	FC = 500.0	m

**Note**

1. Parameter not extracted; default value.

# N-channel field-effect transistors PMBF5484; PMBF5485; PMBF5486

## FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

## DESCRIPTION

N-channel, symmetrical, silicon junction FETs in a surface-mountable SOT23 envelope. Intended for use in VHF/UHF amplifiers, oscillators and mixers.

## PINNING - SOT23


PIN	DESCRIPTION
1	source
2	drain
3	gate

## CAUTION


The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	25	V
$I_{DSS}$	drain current PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; V_{GS} = 0$	1 4 8	5 10 20	mA mA mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	250	mW
$V_{GS(off)}$	gate-source cut-off voltage PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$	–0.3 –0.5 –2	–3 –4 –6	V V V
$ Y_{fs} $	common source transfer admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	3 3.5 4	6 7 8	mS mS mS



Top view



MAM036

### Marking codes:

PMBF5484: p6B  
 PMBF5485: p6M  
 PMBF5486: p6H

Fig.1 Simplified outline and symbol.

## N-channel field-effect transistors

## PMBF5484; PMBF5485; PMBF5486

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	25	V
$V_{GSO}$	gate-source voltage		–	–25	V
$V_{GDO}$	gate-drain voltage		–	–25	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	250	mW
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	junction temperature		–	150	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	500 K/W

**Note**

1. Device mounted on an FR4 printed-circuit board.

**STATIC CHARACTERISTICS** $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_G = -1\ \mu\text{A}$	–25	–	V
$I_{DSS}$	drain current PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	1 4 8	5 10 20	mA mA mA
$I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15\text{ V}$	–	–1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$ ; $I_D = 1\text{ nA}$	–0.3 –0.5 –2	–3 –4 –6	V V V
$ Y_{fs} $	common source transfer admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	3 3.5 4	6 7 8	mS mS mS
$ Y_{os} $	common source output admittance PMBF5484 PMBF5485 PMBF5486	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	– – –	50 60 75	$\mu\text{S}$ $\mu\text{S}$ $\mu\text{S}$



N-channel field-effect transistors

PMBF5484; PMBF5485; PMBF5486

**DYNAMIC CHARACTERISTICS**





$T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 15\text{ V}$ ;  $V_{GS} = 0$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$f = 1\text{ MHz}$	–	–	5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	–	2	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	–	–	1	pF
$g_{is}$	common source input conductance PMBF5484 PMBF5485; PMBF5486	$f = 100\text{ MHz}$ $f = 400\text{ MHz}$	100 –	– –	– 1	$\mu\text{S}$ mS
$g_{fs}$	common source transfer conductance PMBF5484 PMBF5485 PMBF5486	$f = 100\text{ MHz}$ $f = 400\text{ MHz}$ $f = 400\text{ MHz}$	2.5 3 3.5	– – –	– 1 1	mS mS mS
$g_{os}$	common source output conductance PMBF5484 PMBF5485; PMBF5486	$f = 100\text{ MHz}$ $f = 400\text{ MHz}$	– –	– –	75 100	$\mu\text{S}$ $\mu\text{S}$
$V_n$	equivalent input noise voltage	$f = 100\text{ Hz}$	–	5	–	nV/ $\sqrt{\text{Hz}}$



N-channel field-effect transistors





PMBF5484; PMBF5485; PMBF5486





N-channel field-effect transistors

PMBF5484; PMBF5485; PMBF5486



N-channel field-effect transistors

PMBF5484; PMBF5485; PMBF5486




Fig.12 Typical input capacitance.




Fig.13 Common source input conductance.




Fig.14 Common source transfer conductance.





Fig.15 Common source feedback conductance.

## N-channel field-effect transistors

## PMBF5484; PMBF5485; PMBF5486





Data sheet	
status	Product specification
date of issue	July 1993

# PMBFJ108/PMBFJ109/ PMBFJ110

## N-channel junction FETs


### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for PMBFJ108)

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a SOT23 envelope. They are intended for use in applications such as analog switches, choppers and commutators, and in audio amplifiers.

### PIN CONFIGURATION



### PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

### Note

1. Drain and source are interchangeable.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25 \text{ }^\circ\text{C}$ (note 1)	-	250	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

## N-channel junction FETs

## PMBFJ108/PMBFJ109/PMBFJ110

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

## Notes

1. Mounted on an FR-4 printboard.

## STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$V_{GS} = -10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	PMBFJ108 80 PMBFJ109 40 PMBFJ110 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	PMBFJ108 3 PMBFJ109 2 PMBFJ110 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	PMBFJ108 - PMBFJ109 - PMBFJ110 -	8 12 18	$\Omega$

## N-channel junction FETs

## PMBFJ108/PMBFJ109/PMBFJ110

## DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Fig.2)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

## Notes

- Test conditions for switching times are as follows:  
 $V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);  
 $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ108);  
 $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ109);  
 $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PMBFJ110).




Fig.2 Switching circuit.

N-channel junction FETs

PMBFJ108/PMBFJ109/PMBFJ110




Fig.3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	July 1993

# PMBFJ111/PMBFJ112/ PMBFJ113

## N-channel junction FETs


### FEATURES

- High-speed switching
- Low  $R_{DS(on)}$  at zero gate voltage (< 30  $\Omega$  for PMBFJ111)
- Interchangeability of drain and source connections.

### DESCRIPTION

Silicon n-channel junction field-effect transistors in a surface-mount SOT23 envelope. They are intended for use in applications such as analog switches, choppers, commutators, multiplexers and thin and thick film hybrids.

### PIN CONFIGURATION



### PINNING - SOT23

PIN	DESCRIPTION
1	drain
2	source
3	gate

### Note

1. Drain and source are interchangeable.

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	40	V
$-V_{GSO}$	gate-source voltage		-	40	V
$-V_{GDO}$	gate-drain voltage		-	40	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$ note 1	-	300	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**N-channel junction FETs****PMBFJ111/PMBFJ112/PMBFJ113****THERMAL CHARACTERISTICS**

$$T_j = P(R_{th\ j-t} + R_{th\ t-s} + R_{th\ s-a}) + T_{amb}$$

SYMBOL	PARAMETER	MAX.	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	430	K/W
$R_{th\ j-a}$	from junction to ambient (note 2)	500	K/W

**Notes**

1. Mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
2. Mounted on printed circuit board.

**STATIC CHARACTERISTICS**

$$T_j = 25\text{ }^{\circ}\text{C}.$$

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	1	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	20 5 2	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	40	-	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	3 1 0.5	10 5 3	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	- - -	30 50 100	$\Omega$

**N-channel junction FETs**

**PMBFJ111/PMBFJ112/PMBFJ113**

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{iss}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	6	-	pF
		$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	22	28	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	3	-	pF
<b>Switching times (see Fig.2)</b>					
$t_r$	rise time	note 1	6	-	ns
$t_{on}$	turn-on time	note 1	13	-	ns
$t_f$	fall time	note 1	15	-	ns
$t_{off}$	turn-off time	note 1	35	-	ns

**Notes**

- Test conditions for switching times are as follows:  
 $V_{DD} = 10\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);  
 $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 750\text{ }\Omega$  (PMBFJ111);  
 $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 1550\text{ }\Omega$  (PMBFJ112);  
 $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 3150\text{ }\Omega$  (PMBFJ113).




Fig.2 Switching circuit.

N-channel junction FETs

PMBFJ111/PMBFJ112/PMBFJ113




Fig.3 Input and output waveforms.

## P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in plastic microminiature SOT-23 envelopes.

They are intended for application with analogue switches, choppers, commutators etc. using SMD technology.

A special feature is the interchangeability of the drain and source connections.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GS0}$	max.	30	V
Gate current	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	300	mW




	PMBFJ174	175	176	177	
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS} >$	20	7	2	1,5 mA
	$-I_{DSS} <$	135	70	35	20 mA
Drain-source ON-resistance $-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	$< 85$	125	250	300 $\Omega$

### MECHANICAL DATA

Fig. 1 SOT-23.

Pinning:

- 1 = Drain
- 2 = Source
- 3 = Gate



Dimensions in mm

Marking codes:

- 174 : p6X
- 175 : p6W
- 176 : p6S
- 177 : p6Y

7296885

TOP VIEW

Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	$V_{GSO}$	max.	30	V
Gate-drain voltage	$V_{GDO}$	max.	30	V
Gate current (d.c.)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}^*$	$P_{tot}$	max.	300	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{th\ j-a}$	=	430	K/W
--------------------------------------	---------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		PMBFJ174	175	176	177	
Gate cut-off current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$I_{GSS}$	< 1	1	1	1	nA
Drain cut-off current $-V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$-I_{DSX}$	< 1	1	1	1	nA
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	> 20	7	2	1,5	mA
		< 135	70	35	20	mA
Gate-source breakdown voltage $I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	> 30	30	30	30	V
Gate-source cut-off voltage $-I_D = 10\text{ nA}; V_{DS} = -15\text{ V}$	$V_{GSoff}$	> 5	3	1	0,8	V
		< 10	6	4	2,25	V
Drain-source ON-resistance $-V_{DS} = 0,1\text{ V}; V_{GS} = 0$	$R_{DSon}$	< 85	125	250	300	$\Omega$

\* Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Input capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$-V_{GS} = V_{DS} = 0$

$C_{is}$	typ.	8	pF
$C_{is}$	typ.	30	pF

Feedback capacitance,  $f = 1\text{ MHz}$

$-V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$C_{rs}$	typ.	4	pF
----------	------	---	----

Switching times (see Fig. 2 + 3)

Delay time

$t_d$	typ.	2	5	15	20	ns
-------	------	---	---	----	----	----

Rise time

$t_r$	typ.	5	10	20	25	ns
-------	------	---	----	----	----	----

Turn-on time

$t_{on}$	typ.	7	15	35	45	ns
----------	------	---	----	----	----	----

Storage temperature

$t_s$	typ.	5	10	15	20	ns
-------	------	---	----	----	----	----

Fall time

$t_f$	typ.	10	20	20	25	ns
-------	------	----	----	----	----	----

Turn-off time

$t_{off}$	typ.	15	30	35	45	ns
-----------	------	----	----	----	----	----

Test conditions:

$-V_{DD}$	10	6	6	6	V
$V_{GS\text{ off}}$	12	8	6	3	V
$R_L$	560	1200	2000	2900	$\Omega$
$V_{GS\text{ on}}$	0	0	0	0	V




Fig. 2 Switching times test circuit




Fig. 3 Input and output waveforms

$$t_d + t_r = t_{on}$$

$$t_s + t_f = t_{off}$$





# N-channel silicon field-effect transistors

## PMBFJ308/309/310

### FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.


### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a SOT23 envelope. They are intended for use in VHF amplifiers, the AM input stage of car radios, oscillators and mixers.

### PINNING - SOT23

PIN	DESCRIPTION
1	source
2	drain
3	gate

### PIN CONFIGURATION



### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10\text{ V};$ $V_{GS} = 0$			
	PMBFJ308		12	60	mA
	PMBFJ309		12	30	mA
	PMBFJ310		24	60	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	250	mW
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10\text{ V};$ $I_D = 1\text{ }\mu\text{A}$			
	PMBFJ308		1	6.5	V
	PMBFJ309		1	4	V
	PMBFJ310		2	6.5	V
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA}$	10	–	mS

# N-channel silicon field-effect transistors

PMBFJ308/309/310

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		–	25	V
$-V_{GSO}$	gate-source voltage		–	25	V
$-V_{GDO}$	gate-drain voltage		–	25	V
$I_G$	forward gate current	DC value	–	50	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	250	mW
$T_{stg}$	storage temperature range		–65	150	°C
$T_j$	junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	500	K/W

### Note

1. Device mounted on an FR4 printed-circuit board.

# N-channel silicon field-effect transistors

## PMBFJ308/309/310

### STATIC CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	–	–	25	V
$I_{DSS}$	drain current	$V_{DS} = 10\text{ V}$ ; $V_{GS} = 0$				
	PMBFJ308		12	–	60	mA
	PMBFJ309		12	–	30	mA
	PMBFJ310		24	–	60	mA
$-I_{GSS}$	reverse gate leakage current	$-V_{GS} = 15\text{ V}$ ; $V_{DS} = 0$	–	–	1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	–	1	V
$-V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 10\text{ V}$ ; $I_D = 1\text{ }\mu\text{A}$				
	PMBFJ308		1	–	6.5	V
	PMBFJ309		1	–	4	V
	PMBFJ310		2	–	6.5	V
$R_{DS(on)}$	drain-source on-resistance	$V_{DS} = 100\text{ mV}$ ; $V_{GS} = 0$	–	50	–	$\Omega$
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 10\text{ V}$ ; $I_D = 10\text{ mA}$	10	–	–	mS
$ Y_{os} $	common-source output admittance	$V_{DS} = 10\text{ V}$ ; $I_D = 10\text{ mA}$	–	–	250	$\mu\text{S}$

# N-channel silicon field-effect transistors

PMBFJ308/309/310


## DYNAMIC CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 10\text{ V};$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	3	5	pF
		$V_{DS} = 10\text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25\text{ }^\circ\text{C}$	6	–	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0;$ $-V_{GS} = 10\text{ V};$ $f = 1\text{ MHz}$	1.3	2.5	pF
$g_{is}$	common-source input conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	200	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	3	–	mS
$g_{fs}$	common-source transfer conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	13	–	mS
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	12	–	mS
$-g_{rs}$	common-source feedback conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	30	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	450	–	$\mu\text{S}$
$g_{os}$	common-source output conductance	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ MHz}$	150	–	$\mu\text{S}$
		$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 450\text{ MHz}$	400	–	$\mu\text{S}$
$\bar{e}_n$	equivalent input noise voltage	$V_{DS} = 10\text{ V};$ $I_D = 10\text{ mA};$ $f = 100\text{ Hz}$	6	–	$\frac{nV}{\sqrt{Hz}}$

# N-channel silicon field-effect transistors


## PMBFJ308/309/310



**PMBFJ308, 309 & 310.**

$V_{DS} = 10 \text{ V}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .


Fig. 2 Drain current as a function of gate-source cut-off voltage.



**PMBFJ308, 309 & 310.**

$V_{DS} = 10 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .


Fig. 3 Common-source transfer admittance as a function of gate-source cut-off voltage.



**PMBFJ308, 309 & 310.**

$V_{DS} = 10 \text{ V}$ ;  $I_D = 10 \text{ mA}$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .

Fig. 4 Common-source output conductance as a function of gate-source cut-off voltage.







**PMBFJ308, 309 & 310.**

$V_{DS} = 0.1 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_j = 25 \text{ }^\circ\text{C}$ .

Fig. 5 Drain-source on resistance as a function of gate-source cut-off voltage.





# N-channel silicon field-effect transistors

## PMBFJ308/309/310





# N-channel silicon field-effect transistors

## PMBFJ308/309/310



# N-channel silicon field-effect transistors



## PMBFJ308/309/310









N-channel silicon field-effect transistors

PMBFJ308/309/310



# N-channel silicon field-effect transistors

## PMBFJ308/309/310



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	360	mW
Drain current $V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	50	5 mA
Gate-source cut-off voltage $V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{GS\text{ off}}$	min.	4	0.5 V
		max.	10	3 V
Drain-source on-resistance $I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DS\text{ on}}$	max.	30	100 $\Omega$

	PN4391	PN4392	PN4393
--	--------	--------	--------





### MECHANICAL DATA

Dimensions in mm

Fig.1 TO-92.

#### Pinning

- 1 = Gate
- 2 = Source
- 3 = Drain



Note: Drain and source are interchangeable.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V
Gate-drain voltage	$-V_{GDO}$	max.	40	V
Forward gate current (DC)	$I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	360	mW
Storage temperature range	$T_{stg}$		-65 to + 150	$^\circ\text{C}$
Junction temperature	$T_j$	max.	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

From junction to ambient in free air	$R_{thj-a}$	=	350	K/W
--------------------------------------	-------------	---	-----	-----

**STATIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

			PN4391	PN4392	PN4393		
Reverse gate current							
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	1.0	1.0	1.0 nA		
$-V_{GS} = 20\text{ V}; V_{DS} = 0$ $T_{amb} = 100\text{ }^\circ\text{C}$	$-I_{GSS}$	max.	200	200	200 nA		
Drain cut-off current							
$-V_{GS} = 12\text{ V}$	$I_{DSX}$	max.	1.0	1.0	nA		
$-V_{GS} = 7\text{ V}$							nA
$-V_{GS} = 5\text{ V}$							1.0 nA
$-V_{GS} = 12\text{ V}$	$I_{DSX}$	max.	200	200	nA		
$-V_{GS} = 7\text{ V}$							nA
$-V_{GS} = 5\text{ V}$							200 nA
Drain saturation current							
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	min.	50	25	5 mA		
		max.	150	100	60 mA		
Gate-source breakdown voltage							
$-I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	min.	40	40	40 V		
Gate-source cut-off voltage							
$V_{DS} = 20\text{ V}; I_D = 1\text{ nA}$	$-V_{GS\text{ off}}$	min.	4.0	2.0	0.5 V		
		max.	10	5.0	3.0 V		
Drain-source on-resistance							
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DS\text{ on}}$	max.	30	60	100 $\Omega$		
Drain-source on-voltage							
$V_{GS} = 0; I_D = 12\text{ mA}$	$V_{DS\text{ on}}$	max.	0.4		V		
$V_{GS} = 0; I_D = 6\text{ mA}$	$V_{DS\text{ on}}$	max.		0.4	V		
$V_{GS} = 0; I_D = 3\text{ mA}$	$V_{DS\text{ on}}$	max.			0.4 V		

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

		PN4391	PN4392	PN4393
Drain-source on-resistance				
$V_{DS} = 0; V_{GS} = 0; f = 1\text{ kHz}; T_a = 25\text{ }^\circ\text{C}$	$R_{DS\text{ on}}$	max. 30	60	100 $\Omega$
Input capacitance				
$V_{DS} = 20\text{ V}; V_{GS} = 0; f = 1\text{ MHz}; T_a = 25\text{ }^\circ\text{C}$	$C_{iss}$	max. 16	16	16 pF
Feedback capacitance				
$V_{DS} = 0; -V_{GS} = 12\text{ V}$ $V_{DS} = 0; -V_{GS} = 7\text{ V}$ $V_{DS} = 0; -V_{GS} = 5\text{ V}$	$f = 1\text{ MHz}$ $C_{rss}$ $C_{rss}$ $C_{rss}$	max. 5		pF
		max. 5	5	pF
		max.		5 pF
Switching times				
test conditions				
$V_{DD} = 10\text{ V}; V_{GS} = 0\text{ to }V_{GS\text{ off}}$	$I_D$	= 12	6.0	3.0 mA
	$-V_{GS\text{ off}}$	= 12	7.0	5.0 V
	$R_L$	= 750	1550	3150 $\Omega$
Rise time	$t_r$	max. 5	5	5 ns
Turn-on time	$t_{on}$	max. 15	15	15 ns
Fall time	$t_f$	max. 15	20	30 ns
Turn-off time	$t_{off}$	max. 20	35	50 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.

# N-channel field-effect transistor

# PN4416; PN4416A

### FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

### DESCRIPTION

N-channel symmetrical silicon junction FETs in a SOT54 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

### PINNING - SOT54 (TO-92).


PIN	DESCRIPTION
1	gate
2	source
3	drain

### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	30	V
	PN4416		-	35	V
	PN4416A				
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}; V_{GS} = 0$	5	15	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$	-	400	mW
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$	-	-6	V
	PN4416		-2.5	-6	V
	PN4416A				
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	4.5	7.5	mS



## N-channel field-effect transistor

## PN4416; PN4416A

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage				
	PN4416		–	30	V
	PN4416A		–	35	V
$V_{GSO}$	gate-source voltage				
	PN4416		–	–30	V
	PN4416A		–	–35	V
$V_{GDO}$	gate-drain voltage				
	PN4416		–	–30	V
	PN4416A		–	–35	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	400	mW
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th, j-a}$	from junction to ambient (note 1)	350 K/W

## Note

1. Mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for drain leads 10 mm<sup>2</sup>.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_G = -1\text{ }\mu\text{A}$			
	PN4416		–30	–	V
	PN4416A		–35	–	V
$I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15\text{ V}$	–	–1	nA
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	5	15	mA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$ ; $I_D = 1\text{ nA}$			
	PN4416		–	–6	V
	PN4416A		–2.5	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	4.5	7.5	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	PN4416		–	50	$\mu\text{S}$
	PN4416A		–	50	$\mu\text{S}$





## N-channel field-effect transistor

PN4416; PN4416A

## DYNAMIC CHARACTERISTICS





 $T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 15\text{ V}$ ;  $V_{GS} = 0$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$f = 1\text{ MHz}$	–	–	4	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	–	2	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	–	–	0.8	pF
$g_{is}$	common source input conductance	$f = 100\text{ MHz}$	–	–	100	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	1	mS
$g_{fs}$	common source transfer conductance	$f = 100\text{ MHz}$	–	5.2	–	mS
		$f = 400\text{ MHz}$	4	5	–	mS
$g_{rs}$	common source feedback conductance	$f = 100\text{ MHz}$	–	–8	–	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–100	–	$\mu\text{S}$
$g_{os}$	common source output conductance	$f = 100\text{ MHz}$	–	–	75	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	100	$\mu\text{S}$
$V_n$	equivalent input noise voltage	$f = 100\text{ Hz}$	–	5	–	nV/ $\sqrt{\text{Hz}}$







N-channel field-effect transistor

PN4416; PN4416A






N-channel field-effect transistor

PN4416; PN4416A



N-channel field-effect transistor

PN4416; PN4416A



SPICE parameters for PN4416

September 1992; version 1.0.

1	VTO = -3.553	V
2	BETA = 792.6	$\mu\text{A}/\text{V}^2$
3	LAMBDA = 18.46	m/V
4	RD = 7.671	$\Omega$
5	RS = 7.671	$\Omega$
6	IS = 333.4	aA
7	CGSO = 2.920	pF
8	CGDO = 2.261	pF
9	PB = 1.090	V
10 (note 1)	FC = 500.0	m

Note

1. Parameter not extracted; default value.

Data sheet	
status	Product specification
date of issue	July 1993

# PZFJ108/PZFJ109/PZFJ110

## N-channel junction FETs

### FEATURES

- High speed switching
- Interchangeability of drain and source connections
- Low  $R_{DS(on)}$  at zero gate voltage ( $< 8 \Omega$  for PZFJ108)

### DESCRIPTION

Silicon symmetrical n-channel junction FETs in a SOT223 envelope. They are intended for use in applications such as analog switches, choppers and commutators, as well as in audio amplifiers.


### PINNING – SOT223

PIN	DESCRIPTION
1	drain
2	gate
3	source
4	gate

### Note

1. Drain and source are interchangeable.

### PIN CONFIGURATION



**N-channel junction FETs****PZFJ108/PZFJ109/PZFJ110****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	25	V
$-V_{GSO}$	gate-source voltage		-	25	V
$-V_{GDO}$	gate-drain voltage		-	25	V
$I_G$	forward gate current	DC	-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 50\text{ }^\circ\text{C}$ (note 1)	-	1.5	W
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	operating junction temperature		-	150	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	83.3	K/W

**Notes**

- Device mounted on an epoxy PCB, 40 mm x 40 mm x 1.5 mm. Mounting pad for the gate lead minimum 6 cm<sup>2</sup>.

**STATIC CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-I_{GSS}$	reverse gate current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	3	nA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 10\text{ V}$ $V_{DS} = 5\text{ V}$	-	3	nA
$I_{DSS}$	drain current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	80 40 10	- - -	mA
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 1\text{ }\mu\text{A}$ $V_{DS} = 0$	-	25	V
$-V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1\text{ }\mu\text{A}$ $V_{DS} = 5\text{ V}$	3 2 0.5	10 6 4	V
$R_{DS(on)}$	drain-source on-resistance	$V_{GS} = 0\text{ V}$ $V_{DS} = 0.1\text{ V}$	- - -	8 12 18	$\Omega$

**N-channel junction FETs**

**PZFJ108/PZFJ109/PZFJ110**

**DYNAMIC CHARACTERISTICS**

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	15	30	pF
$C_{is}$	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1\text{ MHz}$ $T_{amb} = 25\text{ }^\circ\text{C}$	50	85	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10\text{ V}$ $f = 1\text{ MHz}$	8	15	pF
<b>Switching times (see Figs. 2 and 3)</b>					
$t_d$	delay time	note 1	2	-	ns
$t_{on}$	turn-on time	note 1	4	-	ns
$t_s$	storage time	note 1	4	-	ns
$t_{off}$	turn-off time	note 1	6	-	ns

**Notes**

1. Test conditions for switching times are as follows:

- $V_{DD} = 1.5\text{ V}$ ,  $V_{GS} = 0$  to  $-V_{GS(off)}$  (all types);
- $-V_{GS(off)} = 12\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PZFJ108);
- $-V_{GS(off)} = 7\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PZFJ109);
- $-V_{GS(off)} = 5\text{ V}$ ,  $R_L = 100\text{ }\Omega$  (PZFJ110).




Fig.2 Switching circuit.

# N-channel junction FETs

# PZFJ108/PZFJ109/PZFJ110




Fig.3 Input and output waveforms.



Data sheet	
status	Product specification
date of issue	July 1993

# VN2406L

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Very low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and designed for use as a line current interrupter in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	210	mA
$R_{DS(on)}$	drain-source on-resistance	6	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	40	V
$I_D$	drain current	DC value	-	210	mA
$I_{DM}$	drain current	peak value	-	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 100\text{ }\mu\text{A}$ $V_{GS} = 0$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 120\text{ V}$ $V_{GS} = 0$	-	-	10	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	-	-	6	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}$ $V_{GS} = 2.5\text{ V}$	-	-	10	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}$ $V_{DS} = 25\text{ V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	20	30	ns

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Typical output characteristics;  $T_j = 25^\circ\text{C}$ ;

# N-channel enhancement mode vertical D-MOS transistor

## VN2406L




Fig.6 Typical transfer characteristics;  $V_{DS} = 10$  V;  $T_j = 25$  °C;.




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25$  °C;.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  $T_j = 25$  °C;.




Fig.9 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{+V_{GS(th)} \text{ at } T_j}{+V_{GS(th)} \text{ at } 25^\circ\text{C}}; V_{GS(th)} \text{ at } 1 \text{ mA; typical values.}$$

# N-channel enhancement mode vertical D-MOS transistor

VN2406L




Fig.10 Temperature coefficient of drain-source on-resistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical values.}$$

Data sheet	
status	Product specification
date of issue	July 1993

# VN2410L

## N-channel enhancement mode vertical D-MOS transistor


### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and designed for use as a line current interrupter in telephone sets and for applications in relay, high-speed and line transformer drivers.

### PIN CONFIGURATION



### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	240	V
$I_D$	drain current	150	mA
$R_{DS(on)}$	drain-source on-resistance	10	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	2	V

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	-	40	V
$I_D$	drain current	DC value	-	150	mA
$I_{DM}$	drain current	peak value	-	1.2	A
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^\circ\text{C}$ (note 1)	-	1	W
$T_{stg}$	storage temperature range		-65	+150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient (note 1)	125	K/W

### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.



# N-channel enhancement mode vertical D-MOS transistor

## VN2410L

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 100\text{ }\mu\text{A}$ $V_{GS} = 0$	240	-	-	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 120\text{ V}$ $V_{GS} = 0$	-	-	10	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20\text{ V}$	-	-	100	nA
$V_{GS(th)}$	gate threshold voltage	$I_D = 1\text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	-	-	10	$\Omega$
$R_{DS(on)}$	drain-source on-resistance	$I_D = 100\text{ mA}$ $V_{GS} = 2.5\text{ V}$	-	-	10	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 300\text{ mA}$ $V_{DS} = 25\text{ V}$	200	400	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	65	90	pF
$C_{oss}$	output capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	20	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 25\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	5	15	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	5	10	ns
$t_{off}$	turn-off time	$I_D = 250\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0-10\text{ V}$	-	20	30	ns

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.








Fig.5 Typical output characteristics;  $T_j = 25^\circ\text{C}$ ;

# N-channel enhancement mode vertical D-MOS transistor

## VN2410L



# N-channel enhancement mode vertical D-MOS transistor

## VN2410L




Fig. 10 Temperature coefficient of drain-source on-resistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^\circ\text{C}}; \text{ typical values.}$$

## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power switching applications in industrial service.

## QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V	
Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max	1.5	W	
Drain current			<b>2N4091</b>	<b>2N4092</b>	<b>2N4093</b>
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	30	15	8 mA
Gate-source cut-off voltage					
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V(P)_{GS}$	>	5,0	2,0	1,0 V
		<	10	7,0	5,0 V
Drain-source resistance (on) at $f = 1\text{ kHz}$					
$I_D = 0; V_{GS} = 0$	$R_{DS\ on}$	<	30	50	80 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$					
$V_{DS} = 0; -V_{GS} = 20\text{ V}$	$C_{rs}$	<	5,0		pF
Turn-off time					
$V_{DD} = 3,0\text{ V}; V_{GS} = 0$					
$I_D = 6,6\text{ mA}; -V_{GSM} = 12\text{ V}$	$t_{off}$	<	40		ns
$I_D = 4,0\text{ mA}; -V_{GSM} = 8\text{ V}$	$t_{off}$	<	60		ns
$I_D = 2,5\text{ mA}; -V_{GSM} = 6\text{ V}$	$t_{off}$	<	80		ns

## MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-18.

Gate connected to case

## Pinning

- 1 = source  
2 = drain  
3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

## Voltages

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	40	V

## Current

Forward gate current (DC)	$I_G$	max.	10	mA
---------------------------	-------	------	----	----

Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	1.5	W
---	-----------	------	-----	---

Storage temperature range	$T_{stg}$	-55 to +175	$^{\circ}\text{C}$
---------------------------	-----------	-------------	--------------------

Junction temperature	$T_j$	max.	175	$^{\circ}\text{C}$
----------------------	-------	------	-----	--------------------

**THERMAL RESISTANCE**

From junction to case in free air	$R_{th\ j-c}$	=	100	K/W
-----------------------------------	---------------	---	-----	-----

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

## Drain currents

$V_{DG} = 20\text{ V}; I_S = 0$	$I_{DGO} <$	0.2	nA
$V_{DG} = 20\text{ V}; I_S = 0; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DGO} <$	0.4	$\mu\text{A}$

## Source current

$V_{SG} = 20\text{ V}; I_D = 0$	$I_{SGO} <$	0.2	nA
---------------------------------	-------------	-----	----

## Drain cut-off current

		2N4091	2N4092	2N4093	
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} <$	0.2	-	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}$	$I_{DSX} <$	-	0.2	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}$	$I_{DSX} <$	-	-	0.2	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	0.4	-	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 8\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	0.4	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 6\text{ V}; T_{amb} = 150\text{ }^{\circ}\text{C}$	$I_{DSX} <$	-	-	0.4	$\mu\text{A}$

## Gate-source breakdown voltage

$-I_G = 1.0\text{ }\mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS} >$	40	40	40	V
---	------------------	----	----	----	---

Drain current <sup>1)</sup>

$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	30	15	8	mA
------------------------------------	-------------	----	----	---	----

## Gate-source cut-off voltage

$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	5.0	2.0	1.0	V
	$<$	10	7.0	5.0	V

## Drain-source voltages (on)

$I_D = 6.6\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	0.2	-	-	V
$I_D = 4.0\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.2	-	V
$I_D = 2.5\text{ mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.2	V

## Drain-source resistance (on)

$I_D = 1.0\text{ mA}; V_{GS} = 0$	$R_{DSon} <$	30	50	80	$\Omega$
-----------------------------------	--------------	----	----	----	----------

Drain-source resistance (on) at  $f = 1\text{ kHz}$ 

$I_D = 0; V_{GS} = 0$	$R_{DSon} <$	30	50	80	$\Omega$
-----------------------	--------------	----	----	----	----------

<sup>1)</sup> Measured under pulsed conditions:  $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0.03$

**CHARACTERISTICS** (continued)

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified

y-parameters at  $f = 1\text{ MHz}$  (common source)

Input capacitance

$V_{DS} = 20\text{ V}$  ;  $V_{GS} = 0$

$C_{is} < 16\text{ pF}$

Feedback capacitance

$V_{DS} = 0$  ;  $-V_{GS} = 20\text{ V}$

$C_{rs} < 5\text{ pF}$

Switching times

$V_{DD} = 3.0\text{ V}$ ;  $V_{GS} = 0$

Delay time

	2N4091	2N4092	2N4093	
$I_D =$	6,6	4,0	2,5	mA
$-V_{GSM} =$	12	8	6	V


Rise time

$t_d <$	15	15	20	ns
$t_r <$	10	20	40	ns


Turn-off time

$t_{off} <$	40	60	80	ns
-------------	----	----	----	----

Test circuit :



$$R = \frac{2,8}{I_D}$$



Pulse generator :

$t_r <$	1	ns
$t_f <$	1	ns
$t_p =$	1,0	$\mu\text{s}$
$\delta =$	0,1	
$R_S =$	50	$\Omega$

Oscilloscope :

$t_r <$	0,4	ns
$R_i >$	9,8	$\text{M}\Omega$
$C_i <$	1,7	pF



Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N4220/4220A/4221/4221A/ 4222/4222A

## N-channel J-FETs

### FEATURES

- High gain in VHF range
- Low receiver noise figure.


### DESCRIPTION

Symmetrical n-channel silicon junction field-effect transistor in a TO-72 envelope. It is intended for use as a VHF amplifier and in oscillators and mixers.

### PINNING - TO-72

PIN	DESCRIPTION
1	drain
2	source
3	gate
4	substrate

### PIN CONFIGURATION



# N-channel J-FETs

# 2N4220/4220A/4221/4221A/4222/4222A

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	30	V
$-V_{GS}$	gate-source voltage		-	30	V
$V_{DG}$	drain-gate voltage		-	30	V
$I_D$	drain current		-	15	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	300	mW
$T_{stg}$	storage temperature range		-65	175	$^\circ\text{C}$
$T_j$	junction temperature		-	175	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

**N-channel J-FETs****2N4220/4220A/4221/4221A/4222/4222A****CHARACTERISTICS**

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$-V_{(BR)GSS}$	gate-source breakdown voltage	$-I_G = 10\text{ }\mu\text{A}$ $V_{DS} = 0$	30	-	-	V	
$-I_{GSS}$	gate-source leakage current	$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$	-	-	0.1	nA	
		$-V_{GS} = 15\text{ V}$ $V_{DS} = 0$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	-	100	nA	
$I_{DSS}$	drain-source current	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$	2N4220/A 2 2N4221/A 5 2N4222/A	0.5	-	3 6 15	mA mA mA
		$V_{DS} = 15\text{ V}$ $I_D = 50\text{ }\mu\text{A}$	2N4220/A	0.5	-	2.5	V
		$V_{DS} = 15\text{ V}$ $I_D = 200\text{ }\mu\text{A}$	2N4221/A	1	-	5	V
$-V_{GS}$	gate-source voltage	$V_{DS} = 15\text{ V}$ $I_D = 500\text{ }\mu\text{A}$	2N4222/A	2	-	6	V
		$V_{DS} = 15\text{ V}$ $I_D = 0.1\text{ nA}$	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	4 6 8	V V V
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N4220/A 2N4221/A 2N4222/A	1 2 2.5	- - -	4 5 6	mS mS mS
$ g_{fs} $	transfer conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ MHz}$	750	-	-	$\mu\text{S}$	
$ y_{os} $	output admittance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	10 20 40	$\mu\text{S}$ $\mu\text{S}$ $\mu\text{S}$
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$		-	4.5	6	pF
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$		-	1.2	2	pF
$C_{OSS}$	output capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 30\text{ MHz}$	-	1.5	-	pF	
$R_{DS(on)}$	drain-source on resistance	$V_{DS} = 0$ $V_{GS} = 0$	2N4220/A 2N4221/A 2N4222/A	- - -	500 400 300	- - -	$\Omega$ $\Omega$ $\Omega$
		$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $R_S = 1\text{ M}\Omega$ $f = 100\text{ Hz}$	2N4220A 2N4221A 2N4222A	- - -	- - -	2.5	dB



<b>Data sheet</b>	
<b>status</b>	Preliminary specification
<b>date of issue</b>	October 1990

# 2N4340

## N-channel J-FET

### FEATURES

- Low noise, noise figure < 1 dB
- High off isolation.


### DESCRIPTION

Symmetrical n-channel silicon junction field-effect transistor in a TO-18 metal envelope. It is intended for use in small-signal audio amplifiers, as a switch in choppers, and as a voltage-controlled resistor.

### PINNING - TO-18

PIN	DESCRIPTION
1	source
2	drain
3	gate, substrate

### PIN CONFIGURATION



**N-channel J-FET****2N4340****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{GD}$	gate-drain voltage		-	50	V
$-V_{GS}$	gate-source voltage		-	50	V
$I_G$	gate current		-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	300	mW
$T_{stg}$	storage temperature range		-65	200	$^\circ\text{C}$
$T_j$	junction temperature		-	175	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	500	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

**N-channel J-FET****2N4340****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$-V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $-I_G = 1\text{ }\mu\text{A}$	50	-	-	V
$I_{DSS}$	drain-source current	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$	1.2	-	3.6	mA
$I_{DSX}$	drain-source cut-off current	$-V_{GS} = 5\text{ V}$ $V_{DS} = 15\text{ V}$	-	-	0.05	nA
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30\text{ V}$	-	-	0.1	nA
$-I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30\text{ V}$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	-	0.1	$\mu\text{A}$
$-V_{P(GS)}$	gate-source cut-off voltage	$I_D = 0.1\text{ }\mu\text{A}$ $V_{DS} = 15\text{ V}$	1	-	3	V
$r_{ds(on)}$	drain-source on resistance	$V_{DS} = 0$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	-	1.5	k $\Omega$
$g_{fs}$	transfer conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	1.3	-	3	mS
$g_{os}$	output conductance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	-	-	30	$\mu\text{S}$
$C_{iss}$	input capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	-	7	pF
$C_{rs}$	feedback capacitance	$V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	-	3	pF
F	noise figure	$V_{GS} = 0$ $V_{DS} = 15\text{ V}$ $R_G = 1\text{ M}\Omega$ $f = 1\text{ kHz}$ $B = 200\text{ Hz}$	-	-	1	dB





## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, application in industrial service.

### QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	40	V	
Total power dissipation up to $T_{case} = 25\text{ }^{\circ}\text{C}$	$P_{tot}$	max.	1.5	W	
Drain current			<b>2N4391</b>	<b>2N4392</b>	<b>2N4393</b>
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	25	5 mA
Gate-source cut-off voltage					
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS}$	>	4,0	2,0	0,5 V
		<	10	5,0	3,0 V
Drain-source resistance (on) at $f = 1\text{ kHz}$					
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DSon}$	<	30	60	100 $\Omega$
Feedback capacitance at $f = 1\text{ MHz}$					
$V_{DS} = 0; -V_{GS} = 12\text{ V}$	$C_{rs}$	<	3,5	3,5	3,5 pF
$V_{DS} = 0; -V_{GS} = 7\text{ V}$					
$V_{DS} = 0; -V_{GS} = 5\text{ V}$					
Turn-off time					
$V_{DD} = 10\text{ V}; V_{GS} = 0$	$t_{off}$	<	20	—	— ns
$I_D = 12\text{ mA}; -V_{GSoff} = 12\text{ V}$	$t_{off}$	<	—	35	— ns
$I_D = 6,0\text{ mA}; -V_{GSoff} = 7\text{ V}$	$t_{off}$	<	—	—	50 ns
$I_D = 3,0\text{ mA}; -V_{GSoff} = 5\text{ V}$					

### MECHANICAL DATA




Dimensions in mm

Fig. 1 TO-18.

Gate connected to case

#### Pinning

- 1 = source
- 2 = drain
- 3 = gate



Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	40	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40	V
Gate-source voltage	$-V_{GSO}$	max.	40	V
Gate current (DC)	$I_G$	max.	50	mA
Total power dissipation up to $T_{case} = 25^\circ\text{C}$	$P_{tot}$	max.	1.5	W
Storage temperature range	$T_{stg}$	-65 to +175		$^\circ\text{C}$
Junction temperature	$T_j$	max.	175	$^\circ\text{C}$
From junction to case in free air	$R_{th\ j-c}$	=	100	K/W

**CHARACTERISTICS** $T_{amb} = 25^\circ\text{C}$  unless otherwise specifiedGate cut-off current

$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.1	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150^\circ\text{C}$	$-I_{GSS} <$	0.2	$\mu\text{A}$

Drain cut-off current

		2N4391	2N4392	2N4393	
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}$	$I_{DSX} <$	0.1	-	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}$	$I_{DSX} <$	-	0.1	-	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}$	$I_{DSX} <$	-	-	0.1	nA
$V_{DS} = 20\text{ V}; -V_{GS} = 12\text{ V}; T_{amb} = 150^\circ\text{C}$	$I_{DSX} <$	0.2	-	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 7\text{ V}; T_{amb} = 150^\circ\text{C}$	$I_{DSX} <$	-	0.2	-	$\mu\text{A}$
$V_{DS} = 20\text{ V}; -V_{GS} = 5\text{ V}; T_{amb} = 150^\circ\text{C}$	$I_{DSX} <$	-	-	0.2	$\mu\text{A}$

## CHARACTERISTICS (continued)

 $T_{amb} = 25^{\circ}\text{C}$  unless otherwise specified

		2N4391	2N4392	2N4393
Drain currents (note 1)				
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	-	- mA
	$I_{DSS} <$	150	-	- mA
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	-	25	- mA
	$I_{DSS} <$	-	75	- mA
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$I_{DSS} >$	-	-	5 mA
	$I_{DSS} <$	-	-	30 mA
Gate-source breakdown voltage				
$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GS}$	$> 40$	40	40 V
Gate-source voltage				
$I_G = 1\text{ mA}; V_{DS} = 0$	$V_{GSon}$	$< 1.0$	1.0	1.0 V
Gate-source cut-off voltage				
$I_D = 1\text{ nA}; V_{DS} = 20\text{ V}$	$-V_{(P)GS} >$	4.0	2.0	0.5 V
	$-V_{(P)GS} <$	10	5.0	3.0 V
Drain-source voltage (on)				
$I_D = 12\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< 0.4$	-	- V
$I_D = 6.0\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< -$	0.4	- V
$I_D = 3.0\text{ mA}; V_{GS} = 0$	$V_{DSon}$	$< -$	-	0.4 V
Drain-source resistance (on)				
$I_D = 1\text{ mA}; V_{GS} = 0$	$R_{DSon}$	$< 30$	60	100 $\Omega$
Drain-source resistance (on) at $f = 1\text{ kHz}$				
$I_D = 0; V_{GS} = 0$	$R_{DSon}$	$< 30$	60	100 $\Omega$
y parameters at $f = 1\text{ MHz}$ (common source)				
Input capacitance				
$V_{DS} = 20\text{ V}; V_{GS} = 0$	$C_{is}$	$< 14$	14	14 pF
Feedback capacitance				
$-V_{GS} = 12\text{ V}; V_{DS} = 0$	$C_{rs}$	$< 3.5$	-	- pF
$-V_{GS} = 7\text{ V}; V_{DS} = 0$	$C_{rs}$	$< -$	3.5	- pF
$-V_{GS} = 5\text{ V}; V_{DS} = 0$	$C_{rs}$	$< -$	-	3.5 pF

## Note

- measured under pulsed conditions:  $t_p = 100\ \mu\text{s}; \delta = 0.01$

**CHARACTERISTICS** (continued)


$T_{amb} = 25^{\circ}C$  unless otherwise specified

Switching times

$V_{DD} = 10V$ ;  $V_{GS} = 0$

	2N4391	2N4392	2N4393		
$I_D$	= 12	6.0	3.0	mA	
$-V_{GSoff}$	= 12	7	5	V	
$R_L$	= 750	1550	3150	$\Omega$	
Rise time	$t_r$	< 5	5	5	ns
Turn on time	$t_{on}$	< 15	15	15	ns
Fall time	$t_f$	< 15	20	30	ns
Turn off time	$t_{off}$	< 20	35	50	ns

Test circuit:




Pulse generator:

$t_r$	< 0.5	ns
$t_f$	< 0.5	ns
$t_p$	= 100	$\mu s$
$\delta$	= 0.01	

Oscilloscope:

$R_i$	= 50	$\Omega$
-------	------	----------



## N-channel field-effect transistor

2N4416; 2N4416A

## FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

## DESCRIPTION

N-channel symmetrical silicon junction FETs in a TO-72 envelope, with shield connected to the case. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

## PINNING - TO-72.


PIN	DESCRIPTION
1	source
2	drain
3	gate
4	shield

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage				
	2N4416		–	30	V
	2N4416A		–	35	V
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}; V_{GS} = 0$	5	15	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	–	250	mW
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$			
	2N4416		–	–6	V
	2N4416A		–2.5	–6	V
$ Y_{fs} $	common-source transfer admittance	$V_{DS} = 15\text{ V}; V_{GS} = 0; f = 1\text{ kHz}$	4.5	7.5	mS



## N-channel field-effect transistor

2N4416; 2N4416A

**LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage				
	2N4416		–	30	V
	2N4416A		–	35	V
$V_{GSO}$	gate-source voltage				
	2N4416		–	–30	V
	2N4416A		–	–35	V
$V_{GDO}$	gate-drain voltage				
	2N4416		–	–30	V
	2N4416A		–	–35	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ ; note 1	–	250	mW
$T_{stg}$	storage temperature		–65	+175	°C
$T_j$	junction temperature		–	175	°C

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient; note 1	590 K/W

**Note**

1. Mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm<sup>2</sup>.

**STATIC CHARACTERISTICS** $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_G = -1\ \mu\text{A}$			
	2N4416		–30	–	V
	2N4416A		–35	–	V
$I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15\text{ V}$	–	–0.1	nA
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	5	15	mA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$ ; $I_D = 1\text{ nA}$			
	2N4416		–	–6	V
	2N4416A		–2.5	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$	4.5	7.5	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	2N4416		–	50	$\mu\text{S}$
	2N4416A		–	50	$\mu\text{S}$



N-channel field-effect transistor

2N4416; 2N4416A

**DYNAMIC CHARACTERISTICS**





$T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 15\text{ V}$ ;  $V_{GS} = 0$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$f = 1\text{ MHz}$	–	–	4	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	–	2	pF
$C_{rs}$	feedback capacitance	$f = 1\text{ MHz}$	–	–	0.8	pF
$g_{is}$	common source input conductance	$f = 100\text{ MHz}$	–	–	100	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	1	mS
$g_{fs}$	common source transfer conductance	$f = 100\text{ MHz}$	–	5.2	–	mS
		$f = 400\text{ MHz}$	4	5	–	mS
$g_{rs}$	common source feedback conductance	$f = 100\text{ MHz}$	–	–8	–	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–100	–	$\mu\text{S}$
$g_{os}$	common source output conductance	$f = 100\text{ MHz}$	–	–	75	$\mu\text{S}$
		$f = 400\text{ MHz}$	–	–	100	$\mu\text{S}$
$V_n$	equivalent input noise voltage	$f = 100\text{ Hz}$	–	5	–	nV/ $\sqrt{\text{HZ}}$



N-channel field-effect transistor





2N4416; 2N4416A








N-channel field-effect transistor

2N4416; 2N4416A



N-channel field-effect transistor

2N4416; 2N4416A



**SPICE parameters for 2N4416**  
September 1992; version 1.0.

1	VTO = -3.553	V
2	BETA = 792.6	$\mu\text{A}/\text{V}^2$
3	LAMBDA = 18.46	m/V
4	RD = 7.671	$\Omega$
5	RS = 7.671	$\Omega$
6	IS = 333.4	aA
7	CGSO = 2.920	pF
8	CGDO = 2.261	pF
9	PB = 1.090	V
10 (note 1)	FC = 500.0	m

**Note**

- 1. Parameter not extracted; default value.

## N-CHANNEL FETS

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, applications in industrial service.

### QUICK REFERENCE DATA




Drain-source voltage	<b>2N4856 to 2N4858</b>	$\pm V_{DS}$	max.	40	V	
	<b>2N4859 to 2N4861</b>	$\pm V_{DS}$	max.	30	V	
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$		$P_{tot}$	max.	360	mW	
Drain current				<b>2N4856</b>	<b>2N4857</b>	<b>2N4858</b>
$V_{DS} = 15\text{ V}; V_{GS} = 0$		$I_{DSS}$	>	50	20	8
Gate-source cut-off voltage						
$I_D = 0,5\text{ nA}; V_{DS} = 15\text{ V}$		$-V_{(P)GS}$	>	4	2	0,8
			<	10	6	4
Drain-source resistance (on) at $f = 1\text{ kHz}$						
$I_D = 0; V_{GS} = 0$		$R_{DS\ on}$	<	25	40	60
Feedback capacitance at $f = 1\text{ MHz}$						
$V_{DS} = 0; -V_{GS} = 10\text{ V}$		$C_{rs}$	<	8		pF
Turn-off time						
$V_{DD} = 10\text{ V}; V_{GS} = 0$						
$I_D = 20\text{ mA}; -V_{GSM} = 10\text{ V}$	<b>2N4856; 2N4859</b>	$t_{off}$	<	25		ns
$I_D = 10\text{ mA}; -V_{GSM} = 6\text{ V}$	<b>2N4857; 2N4860</b>	$t_{off}$	<	50		ns
$I_D = 5\text{ mA}; -V_{GSM} = 4\text{ V}$	<b>2N4858; 2N4861</b>	$t_{off}$	<	100		ns

### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-18

Gate connected to case



Accessories: 56246 (distance disc).

Note: Drain and source are interchangeable.

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
Drain-source voltage	$\pm V_{DS}$ max.	40	30	V
Drain-gate voltage (open source)	$V_{DGO}$ max.	40	30	V
Gate-source voltage (open drain)	$-V_{GSO}$ max.	40	30	V
Gate current (d. c.)	$I_G$ max.	50		mA
Total power dissipation up to $T_{amb} = 25^\circ\text{C}$	$P_{tot}$ max.	300		mW
Storage temperature range	$T_{stg}$	-65 to +175		$^\circ\text{C}$
Junction temperature	$T_j$ max.	175		$^\circ\text{C}$
<b>THERMAL RESISTANCE</b>				
From junction to ambient in free air	$R_{th\ j-a}$ =	490		K/W

## CHARACTERISTICS

$T_{amb} = 25^{\circ}\text{C}$  unless otherwise specified

## Gate cut-off currents

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
$-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	0.25	-	nA
$-V_{GS} = 15\text{ V}; V_{DS} = 0$	$-I_{GSS} <$	-	0.25	nA
$-V_{GS} = 20\text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS} <$	0.5	-	$\mu\text{A}$
$-V_{GS} = 15\text{ V}; V_{DS} = 0; T_{amb} = 150^{\circ}\text{C}$	$-I_{GSS} <$	-	0.5	$\mu\text{A}$

## Drain cut-off current

$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}$	$I_{DSX} <$	0.25	0.25	nA
$V_{DS} = 15\text{ V}; -V_{GS} = 10\text{ V}; T_{amb} = 150^{\circ}\text{C}$	$I_{DSX} <$	0.5	0.5	$\mu\text{A}$

## Drain current 1)

		2N4856	2N4857	2N4858	
		2N4859	2N4860	2N4861	
$V_{DS} = 15\text{ V}; V_{GS} = 0$	$I_{DSS} >$	50	20	8	mA
	$I_{DSS} <$	-	100	80	mA

## Gate-source breakdown voltage

		2N4856	2N4859	
		2N4857	2N4860	
		2N4858	2N4861	
$-I_G = 1\ \mu\text{A}; V_{DS} = 0$	$-V_{(BR)GSS}$	40	30	V

## Gate-source cut-off voltage

		2N4856	2N4857	2N4858	
		2N4859	2N4860	2N4861	
$I_D = 0.5\ \text{nA}; V_{DS} = 15\text{ V}$	$-V_{(P)GS} >$	4	2	0.8	V
	$-V_{(P)GS} <$	10	6	4	V

## Drain-source voltage (on)

$I_D = 20\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	0.75	-	-	V
$I_D = 10\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	-	0.50	-	V
$I_D = 5\ \text{mA}; V_{GS} = 0$	$V_{DSon} <$	-	-	0.50	V

Drain-source resistance (on) at  $f = 1\ \text{kHz}$ 

$I_D = 0; V_{GS} = 0$	$R_{DS\ on} <$	25	40	60	$\Omega$
-----------------------	----------------	----	----	----	----------

1) measured under pulsed conditions:  $t_p = 100\ \text{ms}; \delta \leq 0.1$

### y-parameters (common source)

$$V_{DS} = 0; -V_{GS} = 10 \text{ V}; f = 1 \text{ MHz}$$

Input capacitance

$$C_{is} < \begin{matrix} 18 \\ 8 \end{matrix} \text{ pF}$$

Feedback capacitance

$$C_{rs} < \begin{matrix} 18 \\ 8 \end{matrix} \text{ pF}$$

### Switching times (see Figs 2 and 3)

$$V_{DD} = 10 \text{ V}; V_{GS} = 0$$

Drain current

$$I_D = \begin{matrix} 20 \\ 10 \\ 5 \end{matrix} \text{ mA}$$

Gate-source voltage (peak value)

$$-V_{GSM} = \begin{matrix} 10 \\ 6 \\ 4 \end{matrix} \text{ V}$$

Delay time

$$t_d < \begin{matrix} 6 \\ 6 \\ 10 \end{matrix} \text{ ns}$$

Rise time

$$t_r < \begin{matrix} 3 \\ 4 \\ 10 \end{matrix} \text{ ns}$$

Turn-off time

$$t_{off} < \begin{matrix} 25 \\ 50 \\ 100 \end{matrix} \text{ ns}$$




Fig. 2 Switching times test circuit.

	2N4856 2N4859	2N4857 2N4860	2N4858 2N4861
R =	464	953	1910 Ω

Pulse generator:

$$t_r \leq 1 \text{ ns}$$

$$t_f \leq 1 \text{ ns}$$

$$\delta = 0,02$$

$$Z_o = 50 \Omega$$




Fig. 3 Input and output waveforms.

Oscilloscope:

$$t_r \leq 0,75 \text{ ns}$$

$$R_i \geq 1 \text{ M}\Omega$$

$$C_j \leq 2,5 \text{ pF}$$

Data sheet	
status	Preliminary specification
date of issue	July 1993

# 2N5116

## P-channel J-FET

### FEATURES

- P-channel complement of 2N4393
- Short sample and hold aperture time.


### DESCRIPTION

P-channel silicon junction field-effect transistor in a TO-18 metal envelope. It is intended for applications as an analog switch, on commutators and choppers, and as an integrator reset switch.

### PINNING - TO-18

PIN	DESCRIPTION
1	source
2	gate
3	drain

### PIN CONFIGURATION



**P-channel J-FET****2N5116****LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{GD}$	gate-drain voltage		-	30	V
$V_{GS}$	gate-source voltage		-	30	V
$-I_G$	gate current		-	50	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 25\text{ }^\circ\text{C}$	-	500	mW
$T_{stg}$	storage temperature range		-65	200	$^\circ\text{C}$
$T_j$	junction temperature		-	200	$^\circ\text{C}$

**THERMAL RESISTANCE**

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	350	K/W




Fig.2 Total power dissipation as a function of ambient temperature.



**P-channel J-FET****2N5116****CHARACTERISTICS** $T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ $I_G = 1\text{ }\mu\text{A}$	30	-	V
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	0.5	nA
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$
$-I_{DSX}$	drain cut-off current	$V_{GS} = 5\text{ V}$ $-V_{DS} = 15\text{ V}$	-	0.5	nA
$-I_{DSX}$	drain cut-off current	$V_{GS} = 5\text{ V}$ $-V_{DS} = 15\text{ V}$ $T_{amb} = 150\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$
$-I_{DSS}$	drain current	$V_{GS} = 0$ $-V_{DS} = 15\text{ V}$	5	25	mA
$-V_{GS}$	gate-source voltage	$-I_G = 1\text{ mA}$ $V_{DS} = 0$	-	1	V
$V_{P(GS)}$	gate-source cut-off voltage	$-V_{DS} = 15\text{ V}$ $-I_D = 1\text{ nA}$	1	4	V
$-V_{(DS)on}$	drain-source on voltage	$V_{GS} = 0$ $-I_D = 3\text{ mA}$	-	0.6	V
$R_{DS(on)}$	drain-source on resistance	$V_{GS} = 0$ $-I_D = 1\text{ mA}$	-	150	$\Omega$
$r_{ds(on)}$	drain-source on resistance	$V_{GS} = 0$ $I_D = 0$ $f = 1\text{ kHz}$	-	150	$\Omega$
$C_{iss}$	input capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	27	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 0$ $V_{GS} = 5\text{ V}$ $f = 1\text{ MHz}$	-	7	pF
<b>Switching times</b>					
$t_d$	delay time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	25	ns
$t_r$	rise time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	35	ns
$t_{d(off)}$	delay time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	20	ns
$t_f$	fall time	$-V_{batD} = 6\text{ V}$ $V_{batG} = 8\text{ V}$ $R_L = 2\text{ k}\Omega$ $R_G = 390\text{ }\Omega$ $-I_D = 3\text{ mA}$	-	60	ns



Data sheet	
status	Preliminary specification
date of issue	October 1990

# 2N5460/5461/5462

## P-channel J-FETs


### DESCRIPTION

P-channel silicon junction field-effect transistor in a TO-92 plastic envelope. It is intended for use as an analog switch and an amplifier.

### PINNING - TO-92

PIN	DESCRIPTION
1	gate
2	drain
3	source

### PIN CONFIGURATION



## P-channel J-FETs

2N5460/5461/5462

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	40	V
$V_{GS}$	gate-source voltage		-	40	V
$-I_G$	gate current		-	10	mA
$P_{tot}$	total power dissipation	$T_{amb} \leq 40\text{ }^\circ\text{C}$	-	310	mW
$T_{stg}$	storage temperature range		-65	150	$^\circ\text{C}$
$T_j$	junction temperature		-	150	$^\circ\text{C}$

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	355	K/W




Fig.2 Total power dissipation as a function of ambient temperature.

## P-channel J-FETs

## 2N5460/5461/5462

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
$I_{GSS}$	gate-source leakage current	$V_{GS} = 20\text{ V}$ $V_{DS} = 0$	-	5	nA	
		$V_{GS} = 20\text{ V}$ $V_{DS} = 0$ $T_{amb} = 100\text{ }^{\circ}\text{C}$	-	1	$\mu\text{A}$	
$-I_{DSS}$	drain-source leakage current	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$	2N5460 2N5461 2N5462	1 2 4	5 9 16	mA mA mA
		$-I_D = 0.1\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5460	0.5	4	V
		$-I_D = 0.2\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5461	0.8	4.5	V
$V_{GS}$	gate-source voltage	$-I_D = 0.4\text{ mA}$ $-V_{DS} = 15\text{ V}$	2N5462	1.5	6	V
$V_{P(GS)}$	gate-source cut-off voltage	$-I_D = 1\text{ }\mu\text{A}$ $-V_{DS} = 15\text{ V}$	2N5460 2N5461 2N5462	0.75 1 1.8	6 7.5 9	V V V
		$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$	2N5460 2N5461 2N5462	1 1.5 2	4 5 6	mS mS mS
		$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ kHz}$		-	75	$\mu\text{S}$
$C_{iss}$	input capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	7	pF	
$C_{rss}$	feedback capacitance	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	-	2	pF	
NF	noise figure	$-V_{DS} = 15\text{ V}$ $V_{GS} = 0$ $f = 100\text{ Hz}$ $B = 1\text{ Hz}$	-	2.5	dB	



# N-channel field-effect transistors

# 2N5484; 2N5485; 2N5486

## FEATURES

- Low noise
- Interchangeability of drain and source connections
- High gain.

## DESCRIPTION

N-channel, symmetrical, silicon junction FETs in a SOT54 (TO-92) envelope, intended for use in VHF/UHF amplifiers, oscillators and mixers.

## PINNING - SOT54 (TO-92)


PIN	DESCRIPTION
1	gate
2	source
3	drain

## CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	25	V
$I_{DSS}$	drain current 2N5484 2N5485 2N5486	$V_{DS} = 15\text{ V}; V_{GS} = 0$	1 4 8	5 10 20	mA mA mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$	–	400	mW
$V_{GS(off)}$	gate-source cut-off voltage 2N5484 2N5485 2N5486	$V_{DS} = 15\text{ V}; I_D = 1\text{ nA}$	–0.3 –0.5 –2	–3 –4 –6	V V V
$ Y_{fs} $	common source transfer admittance 2N5484 2N5485 2N5486	$V_{DS} = 15\text{ V}; V_{GS} = 0;$ $f = 1\text{ kHz}$	3 3.5 4	6 7 8	mS mS mS



## N-channel field-effect transistors

2N5484; 2N5485; 2N5486

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	25	V
$V_{GSO}$	gate-source voltage		–	–25	V
$V_{GDO}$	gate-drain voltage		–	–25	V
$I_G$	DC forward gate current		–	10	mA
$P_{tot}$	total power dissipation	up to $T_{amb} = 25\text{ °C}$ (note 1)	–	400	mW
$T_{stg}$	storage temperature		–65	+150	°C
$T_j$	junction temperature		–	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j-a}$	from junction to ambient (note 1)	350 K/W

## Note

1. Device mounted on a printed circuit board; maximum lead length 3 mm; mounting pad for drain lead minimum 10 mm x 10 mm.

## STATIC CHARACTERISTICS

 $T_j = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{(BR)GSS}$	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_G = -1\ \mu\text{A}$	–25	–	V
$I_{DSS}$	drain current	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	2N5484		1	5	mA
	2N5485		4	10	mA
	2N5486		8	20	mA
$I_{GSS}$	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15\text{ V}$	–	–1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_G = 1\text{ mA}$	–	1	V
$V_{GS(off)}$	gate-source cut-off voltage	$V_{DS} = 15\text{ V}$ ; $I_D = 1\text{ nA}$			
	2N5484		–0.3	–3	V
	2N5485		–0.5	–4	V
	2N5486		–2	–6	V
$ Y_{fs} $	common source transfer admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	2N5484		3	6	mS
	2N5485		3.5	7	mS
	2N5486		4	8	mS
$ Y_{os} $	common source output admittance	$V_{DS} = 15\text{ V}$ ; $V_{GS} = 0$			
	2N5484		–	50	$\mu\text{S}$
	2N5485		–	60	$\mu\text{S}$
	2N5486		–	75	$\mu\text{S}$





N-channel field-effect transistors

2N5484; 2N5485; 2N5486

**DYNAMIC CHARACTERISTICS**





$T_j = 25\text{ }^\circ\text{C}$ ;  $V_{DS} = 15\text{ V}$ ;  $V_{GS} = 0$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	$f = 1\text{ MHz}$	–	–	5	pF
$C_{os}$	output capacitance	$f = 1\text{ MHz}$	–	–	2	pF
$C_{fs}$	feedback capacitance	$f = 1\text{ MHz}$	–	–	1	pF
$g_{is}$	common source input conductance	2N5484 $f = 100\text{ MHz}$	100	–	–	$\mu\text{S}$
		2N5485; 2N5486 $f = 400\text{ MHz}$	–	–	1	mS
$g_{fs}$	common source transfer conductance	2N5484 $f = 100\text{ MHz}$	2.5	–	–	mS
		2N5485 $f = 400\text{ MHz}$	3	–	1	mS
		2N5486 $f = 400\text{ MHz}$	3.5	–	1	mS
$g_{os}$	common source output conductance	2N5484 $f = 100\text{ MHz}$	–	–	75	$\mu\text{S}$
		2N5485; 2N5486 $f = 400\text{ MHz}$	–	–	100	$\mu\text{S}$
$V_n$	equivalent input noise voltage	$f = 100\text{ Hz}$	–	5	–	nV/ $\sqrt{\text{Hz}}$







N-channel field-effect transistors

2N5484; 2N5485; 2N5486







N-channel field-effect transistors

2N5484; 2N5485; 2N5486




N-channel field-effect transistors

2N5484; 2N5485; 2N5486



## N-channel field-effect transistors

2N5484; 2N5485; 2N5486





Data sheet	
status	Product specification
date of issue	October 1990

# 2N7000

## N-channel enhancement mode vertical D-MOS transistor

### FEATURES

- Low  $R_{DS(on)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		60	V
$I_D$	drain current	DC value	280	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel enhancement mode vertical D-MOS transistor

## 2N7000

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$V_{DG}$	drain-gate voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	drain current	DC value	–	280	mA
$I_{DM}$	drain current	peak value	–	1.3	A
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ °C}$	–	830	mW
$T_{stg}$	storage temperature range		–55	150	°C
$T_j$	junction temperature		–	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	150	K/W



# N-channel enhancement mode vertical D-MOS transistor

## 2N7000





### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\text{ }\mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\text{ V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$\pm V_{GS} = 15\text{ V}$ $V_{DS} = 0$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\text{ mA}$ $V_{GS} = 10\text{ V}$	–	2.5	5	$\Omega$
		$I_D = 75\text{ mA}$ $V_{GS} = 4.5\text{ V}$	–	–	5.3	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\text{ mA}$ $V_{DS} = 10\text{ V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\text{ V}$ $V_{GS} = 0$ $f = 1\text{ MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns
$t_{off}$	turn-off time	$I_D = 200\text{ mA}$ $V_{DD} = 50\text{ V}$ $V_{GS} = 0\text{ to }10\text{ V}$	–	4	10	ns

# N-channel enhancement mode vertical D-MOS transistor

## 2N7000



**N-channel enhancement mode  
vertical D-MOS transistor**

**2N7000**




Fig.6 Typical transfer characteristic;  $V_{DS} = 10$  V;  
 $T_j = 25$  °C.




Fig.7 Typical on-resistance as a function of  
drain current;  $T_j = 25$  °C.






Fig.8 Typical capacitances as a function of  
drain-source voltage;  $V_{GS} = 0$ ;  $f = 1$  MHz;  
 $T_j = 25$  °C.

**N-channel enhancement mode  
vertical D-MOS transistor**

**2N7000**



Data sheet	
status	Product specification
date of issue	April 1991

# 2N7002

## N-channel vertical D-MOS transistor

### FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits, with applications in relay, high-speed and line transformer drivers.

### PINNING - SOT23

PIN	DESCRIPTION
1	gate
2	source
3	drain

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		60	V
$I_D$	drain current	DC value	180	mA
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500 \text{ mA}$ $V_{GS} = 10 \text{ V}$	5	$\Omega$
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

### PIN CONFIGURATION




Fig.1 Simplified outline and symbol.

# N-channel vertical D-MOS transistor

## 2N7002

### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		–	60	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	40	V
$I_D$	drain current	DC value	–	180	mA
$I_{DM}$	drain current	peak value	–	800	mA
$P_{tot}$	total power dissipation	$T_{amb} = 25\text{ }^\circ\text{C}$ (note 1) (note 2)	– –	300 250	mW mW
$T_{stg}$	storage temperature range		–65	150	$^\circ\text{C}$
$T_j$	junction temperature		–	150	$^\circ\text{C}$

### Notes

1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
2. Mounted on a printed circuit board.

### THERMAL RESISTANCE

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	from junction to ambient	note 1 note 2	430 500	K/W K/W

### Notes

1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
2. Mounted on a printed circuit board.

# N-channel vertical D-MOS transistor

## 2N7002

### CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 10\ \mu\text{A}$ $V_{GS} = 0$	60	90	–	V
$I_{DSS}$	drain-source leakage current	$V_{DS} = 48\ \text{V}$ $V_{GS} = 0$	–	–	1	$\mu\text{A}$
$\pm I_{GSS}$	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15\ \text{V}$	–	–	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\ \text{mA}$ $V_{GS} = V_{DS}$	0.8	–	3	V
$R_{DS(on)}$	drain-source on-resistance	$I_D = 500\ \text{mA}$ $V_{GS} = 10\ \text{V}$	–	2.5	5	$\Omega$
		$I_D = 75\ \text{mA}$ $V_{GS} = 4.5\ \text{V}$	–	–	5.3	$\Omega$
$ Y_{fs} $	transfer admittance	$I_D = 200\ \text{mA}$ $V_{DS} = 10\ \text{V}$	100	200	–	mS
$C_{iss}$	input capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	25	40	pF
$C_{oss}$	output capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	22	30	pF
$C_{rss}$	feedback capacitance	$V_{DS} = 10\ \text{V}$ $V_{GS} = 0$ $f = 1\ \text{MHz}$	–	6	10	pF
<b>Switching times (see Figs 2 and 3)</b>						
$t_{on}$	turn-on time	$I_D = 200\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	–	10	ns
$t_{off}$	turn-off time	$I_D = 200\ \text{mA}$ $V_{DD} = 50\ \text{V}$ $V_{GS} = 0\ \text{to}\ 10\ \text{V}$	–	–	15	ns

# N-channel vertical D-MOS transistor

2N7002




Fig.2 Switching time test circuit.





Fig.3 Input and output waveforms.



- (1) On ceramic substrate.
- (2) On printed circuit board.

Fig.4 Power derating curve.







Fig.5 Typical output characteristics;  $T_j = 25^\circ\text{C}$ .





# N-channel vertical D-MOS transistor

2N7002



# N-channel vertical D-MOS transistor




2N7002



## **ACCESSORIES**



MECHANICAL DATA






## **ENVELOPES**






Small-signal Field-effect Transistors

Envelopes




Dimensions in mm.

Fig.1 SOT23.



Dimensions in mm.

Fig.2 SOT89.




Dimensions in mm.

Fig.3 SOT103.


Small- signal Field- effect Transistors

Envelopes



Dimensions in mm.

Fig.4 SOT143.




Dimensions in mm.

Fig.5 SOT143R.




Small- signal Field- effect  
Transistors

Envelopes



Dimensions in mm.

Fig.7 TO-18.






Dimensions in mm.

Fig.8 TO-72.

# Small- signal Field- effect Transistors

# Envelopes





Dimensions in mm.

(1) Terminal dimensions within this zone are uncontrolled.

Fig.11 TO-126.





## **DATA HANDBOOK SYSTEM**



**DATA HANDBOOK SYSTEM**

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

**Integrated circuits**

<i>Book</i>	<i>Title</i>
IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Telecom Systems
IC04	CMOS HE4000B Logic Family
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS Logic Family
IC08	100K ECL Logic Family
IC10	Memories
IC11	General-purpose/Linear ICs
IC12	Display Drivers and Microcontroller Peripherals (planned)
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	ICs for Clocks and Watches
IC18	Semiconductors for In-car Electronics and General Industrial Applications (planned)
IC19	Semiconductors for Datacom: LANs, UARTs, Multi-protocol Controllers and Fibre Optics
IC20	8051-based 8-bit Microcontrollers
IC21	68000-based 16-bit Microcontrollers (planned)
IC22	ICs for Multi-media Systems (planned)
IC23	QUBIC Advanced BiCMOS Interface Logic ABT, MULTIBYTE™
IC24	Low Voltage CMOS Logic

**Discrete semiconductors**

<i>Book</i>	<i>Title</i>
SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small-signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching NPN Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC13	PowerMOS Transistors including TOPFETs and IGBTs
SC14	RF Wideband Transistors, Video Transistors and Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

**Professional components**

PC01	High-power Klystrons and Accessories
PC06	Circulators and Isolators

**MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?**

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the **address list on the back cover of this handbook**. Product specialists are at your service and enquiries are answered promptly.

## OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

### Display components

<i>Book</i>	<i>Title</i>
DC01	Colour Display Components Colour TV Picture Tubes and Assemblies Colour Monitor Tube Assemblies
DC02	Monochrome Monitor Tubes and Deflection Units
DC03	Television Tuners, Coaxial Aerial Input Assemblies
DC05	Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies

### Magnetic products

MA01	Soft Ferrites
MA03	Piezoelectric Ceramics Specialty Ferrites
MA04	Dry-reed Switches

### Passive components

PA01	Electrolytic Capacitors
PA02	Varistors, Thermistors and Sensors
PA03	Potentiometers and Switches
PA04	Variable Capacitors
PA05	Film Capacitors
PA06	Ceramic Capacitors
PA07	Quartz Crystals for Special and Industrial Applications
PA08	Fixed Resistors
PA10	Quartz Crystals for Automotive and Standard Applications
PA11	Quartz Oscillators

### Professional components

PC04	Photo Multipliers
PC05	Plumbicon Camera Tubes and Accessories
PC07	Vidicon and Newvicon Camera Tubes and Deflection Units
PC08	Image Intensifiers
PC12	Electron Multipliers

## MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

<b>Argentina:</b>	BUENOS AIRES, Tel. (541)541 4261, Fax. (541)786 9367.
<b>Australia:</b>	NORTH RYDE, Tel. (02)805 4455, Fax. (02)805 4466.
<b>Austria:</b>	WIEN, Tel. (01)60101 1820, Fax. (01)60101 1210.
<b>Belgium:</b>	BRUXELLES, Tel. (02)741 8211, Fax. (02)735 8667.
<b>Brazil:</b>	SÃO PAULO, Tel. (011)829 1166, Fax. (011)829 1849.
<b>Canada:</b>	SCARBOROUGH, Tel. (416)292 5161, Fax. (416)754 6248.
<b>Chile:</b>	SANTIAGO, Tel. (02)773 816, Fax. (02)5602 735 3594.
<b>China (Peoples Republic of):</b>	SHANGHAI, Tel. (021)3264140, Fax. (021)3202160.
<b>Colombia:</b>	BOGOTA, Tel. (01)249 7624, Fax. (01)261 0139.
<b>Denmark:</b>	COPENHAGEN, Tel. (032)883 333, Fax. (031)571 949.
<b>Finland:</b>	ESPOO, Tel. (9)0-50261, Fax. (9)0-520971.
<b>France:</b>	SURESNES, Tel. (01)4099 6161, Fax. (01)4099 6431.
<b>Germany:</b>	HAMBURG, Tel. (040)3296-0, Fax. (040)3296 216.
<b>Greece:</b>	TAVROS, Tel. (01)489 4339/(01)489 4911, Fax. (01)481 5180.
<b>Hong Kong:</b>	KWAI CHUNG, Tel. (852)724 5121, Fax. (852)480 6960.
<b>India:</b>	BOMBAY, Tel. (022)4938 541, Fax. (022)4938 722.
<b>Indonesia:</b>	JAKARTA, Tel. (021)5201122, Fax. (021)5205189.
<b>Ireland:</b>	DUBLIN, Tel. (01)640 203, Fax. (01)640 210.
<b>Italy:</b>	MILANO, Tel. (02)6752.1, Fax. (02)6752 3300.
<b>Japan:</b>	TOKIO, Tel. (03)3740 5143, Fax. (03)3740 5035.
<b>Korea (Republic of):</b>	SEOUL, Tel. (02)709-1412, Fax. (02)709-1415.
<b>Malaysia:</b>	KUALA LUMPUR, Tel. (03)757 5511, Fax. (03)757 4880.
<b>Mexico:</b>	CHI HUA HUA, Tel. (016)18-67-01/(016)18-67-02, Fax. (016)778 0551.
<b>Netherlands:</b>	EINDHOVEN, Tel. (040)7 83749, Fax. (040)7 88399.
<b>New Zealand:</b>	AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811.
<b>Norway:</b>	OSLO, Tel. (22)74 8000, Fax. (22)74 8341.
<b>Pakistan:</b>	KARACHI, Tel. (021)577 032, Fax. (021)569 1832.
<b>Philippines:</b>	MANILA, Tel. (02)810-0161, Fax. (02)817-3474.
<b>Portugal:</b>	LISBOA, Tel. (01)388 3121, Fax. (01)388 3208.
<b>Singapore:</b>	SINGAPORE, Tel. (65)350 2000, Fax. (65)355 1758.
<b>South Africa:</b>	JOHANNESBURG, Tel. (011)470-5434, Fax. (011)470-5494.
<b>Spain:</b>	BARCELONA, Tel. (93)301 6312, Fax. (93)301 4243.
<b>Sweden:</b>	STOCKHOLM, Tel. (08)632 2000, Fax. (08)632 2745.
<b>Switzerland:</b>	ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730.
<b>Taiwan:</b>	TAIPEI, Tel. (2)509 7666, Fax. (2)500 5912.
<b>Thailand:</b>	BANGKOK, Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080.
<b>Turkey:</b>	ISTANBUL, Tel. (01)279 2770, Fax. (01)269 3094.
<b>United Kingdom:</b>	LONDON, Tel. (071)580 6633, Fax. (071)636 0394.
<b>United States:</b>	RIVIERA BEACH, Tel. (800)447-3762/(407)881 3200, Fax. (407)881 3300.
<b>Uruguay:</b>	MONTEVIDEO, Tel. (02)704 044, Fax. (02)920 601.

For all other countries apply to: **Philips Components**,  
Marketing Communications, Building BAE,  
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands  
Telex 35000 phtcnl, Fax. +31-40-724547.



## Philips Semiconductors – a worldwide company

- Argentina** IEROD, Av. Juramento 1991 - 14.B, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367
- Australia** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466
- Austria** Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211
- Belgium** Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399
- Brazil** Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-000-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)829-1166, Fax. (011)829-1849
- Canada** INTEGRATED CIRCUITS: Tel. (800)234-7381, Fax. (708)296-8556  
DISCRETE SEMICONDUCTORS: 601 Milner Ave, SCARBOROUGH, ONTARIO, M1B 1M8, Tel. (0416)292 5161 ext. 2336, Fax. (0416)292 4477
- Chile** Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730
- Colombia** Carrera 21 No. 56-17, BOGOTÁ, D.E., P.O. Box 77621, Tel. (57)1217 4609, Fax. (01)217 4549
- Denmark** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949
- Finland** Sinikalliontie 3, SF-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971
- France** 4 rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6431
- Germany** P.O. Box 10 63 23, D-20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213
- Greece** No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240
- Hong Kong** 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)4245 121, Fax. (0)4806 960
- India** PEICO ELECTRONICS & ELECTRICALS Ltd., Components Dept., Shivsagar Estate, Block 'A', Dr. Annie Besant Rd., Worli, BOMBAY-400 018, Tel. (022)4938 541, Fax. (022)4938 722
- Indonesia** Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189
- Ireland** Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200
- Italy** Viale F. Testi, 327, 20162-MILANO, Tel. (02)6752.1, Fax. (02)6752.3350
- Japan** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKIO 108, Tel. (03)3740 5101, Fax. (03)3740 0570
- Korea** (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022
- Malaysia** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)757 5511, Fax. (03)757 4880
- Mexico** Philips Components, 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556
- Netherlands** Postbus 90050, 5600 PB EINDHOVEN, Tel. (040)78 37 49, Fax. (040)78 83 99
- New Zealand** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811
- Norway** Box 1, Manglerud 0612, OSLO, Tel. (22)74 8000, Fax. (22)74 8341
- Pakistan** Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021)577 039, Fax. (021)569 1832
- Philippines** PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474
- Portugal** Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (01)683 121, Fax. (01)658 013
- Singapore** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500
- South Africa** 195-215 Main Road, Martindale, P.O. Box 7430, JOHANNESBURG 2000, Tel. (011)470-5433, Fax. (011)470-5494
- Spain** Balmes 22, 08007 BARCELONA, Tel. (93)301 63 12, Fax. (93)301 42 43
- Sweden** Kottbygatan 7, Akalla. Post: S-164 85 STOCKHOLM, Tel. (0)8-6321 2000, Fax. (0)8-632 2745
- Switzerland** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 22 11, Fax. (01)481 7730
- Taiwan** 69, Min Sheng East Road, Sec 3, P.O. Box 22978, TAIPEI 10446, Tel. (2)509 7666, Fax. (2)500 5899
- Thailand** PHILIPS ELECTRONICS (THAILAND) Ltd., 60/14 MOO 11, Bangna - Trad Road Km. 3 Prakanong, BANGKOK 10260, Tel. (2)399-3280 to 9, (2)398-2083, Fax. (2)398-2080
- Turkey** Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (01)279 2770, Fax. (01)269 3094
- United Kingdom** Philips Semiconductors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON, WC1E 7HD, Tel. (071)436 41 44, Fax. (071)323 03 42
- United States** INTEGRATED CIRCUITS: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556  
DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800)447-3762 and (407)881-3200, Fax. (407)881-3300
- Uruguay** Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands, Telex 35000 phctnl, Fax. +31-40-724825

SCD22 © Philips Electronics N.V. 1993

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands Date of release: 07-93 9398 183 70011

# Philips Semiconductors



# PHILIPS